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Abstract
Traditional designs of high bandwidth frequency synthesizers employ the use of a phase-
locked-loop (PLL). A direct digital synthesizer (DDS) provides many significant advantages
over the PLL approaches. Fast settling time, sub-Hertz frequency resolution, continuous-phase
switching response and low phase noise are features easily obtainable in the DDS systems. Al-
though the principle of the DDS has been known for many years, the DDS did not play a domi-
nant role in wideband frequency generation until recent years. Earlier DDSs were limited to
produce narrow bands of closely spaced frequencies, due to limitations of digital logic and D/A-
converter technologies. Recent advantages in integrated circuit (IC) technologies have brought
about remarkable progress in this area. By programming the DDS, adaptive channel band-
widths, modulation formats, frequency hopping and data rates are easily achieved. This is an
important step towards a “software-radio” which can be used in various systems. The DDS
could be applied in the modulator or demodulator in the communication systems. The applica-
tions of DDS are restricted to the modulator in the base station. The aim of this research was to
find an optimal front-end for a transmitter by focusing on the circuit implementations of the
DDS, but the research also includes the interface to baseband circuitry and system level design
aspects of digital communication systems.
The theoretical analysis gives an overview of the functioning of DDS, especially with respect to
noise and spurs. Different spur reduction techniques are studied in detail. Four ICs, which were
the circuit implementations of the DDS, were designed. One programmable logic device im-
plementation of the CORDIC based quadrature amplitude modulation (QAM) modulator was
designed with a separate D/A converter IC. For the realization of these designs some new
building blocks, e.g. a new tunable error feedback structure and a novel and more cost-effective
digital power ramp generator, were developed.
Keywords: Direct Digital Synthesizer, Numerically Controlled Oscillator, GMSK Modulator,
Quadrature Amplitude Modulation, and CORDIC algorithm
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11. Introduction
1.1 Motivation
A major advantage of a direct digital synthesizer (DDS) is that its output frequency, phase and
amplitude can be precisely and rapidly manipulated under digital processor control. Other in-
herent DDS attributes include the ability to tune with extremely fine frequency and phase reso-
lution, and to rapidly "hop" between frequencies. These combined characteristics have made the
technology popular in military radar and communications systems. In fact, DDS technology was
previously applied almost exclusively to high-end and military applications: it was costly,
power-hungry, difficult to implement, and required a discrete high speed D/A converter. Due to
improved integrated circuit (IC) technologies, they now present a viable alternative to analog-
based phase-locked loop (PLL) technology for generating agile analog output frequency in con-
sumer synthesizer applications.
It is easy to include different modulation capabilities in the DDS by using digital signal proc-
essing methods, because the signal is in digital form. By programming the DDS, adaptive chan-
nel bandwidths, modulation formats, frequency hopping and data rates are easily achieved. The
flexibility of the DDS makes it ideal for signal generator for software radio. The digital circuits
used to implement signal-processing functions do not suffer the effects of thermal drift, aging
and component variations associated with their analog counterparts. The implementation of
digital functional blocks makes it possible to achieve a high degree of system integration. Re-
cent advances in IC fabrication technology, particularly CMOS, coupled with advanced DSP
algorithms and architectures are providing possible single-chip DDS solutions to complex
communication and signal processing subsystems as modulators, demodulators, local oscillators
(LOs), programmable clock generators, and chirp generators. The DDS addresses a variety of
applications, including cable modems, measurement equipments, arbitrary waveform genera-
tors, cellular base stations and wireless local loop base stations.
The aim of this research is to find possible applications for DDSs in the radio communication
system, where the DDS could be used in modulators and demodulators. The DDS is better
suited to base stations than to mobiles, because power consumption is high in the wide output
bandwidth DDS. The scaling of the IC technologies constantly reduces power consumption in
digital circuitry. The same benefit is, however, not easily achieved in analog circuits. Therefore,
the DDS might also be suitable for the mobiles in the future. The applications of DDS are re-
stricted to the modulator in the base station. It follows that spurs and noise are the main con-
cern, not power consumption. The spurious performance is not good in the wide output band-
width DDS because of analog errors in D/A conversion.
2The analog part of the DDS includes a D/A converter and a low pass filter. The DDS is a mixed
signal device where sensitive analog blocks must tolerate the distortion from digital rail-to-rail
signals. The cross-talk issue must be focused when the integration level increases. Another
problem is the limited speed and resolution in D/A conversion. Unfortunately, the development
of D/A converters does not keep up with the capabilities of digital signal processing with faster
technologies.
1.2 Overview of Work
Three different architectures to implement digital synthesizers are presented: DDS (Chapter 2),
indirect digital synthesizer (Chapter 3) and CORDIC algorithm (Chapter 4). The analysis of
Chapters 5 to 7 gives an overview of the functioning of DDS, especially with respect to noises
and spurs. Three up-conversion possibilities are introduced in Chapter 8: a DDS/PLL hybrid, a
DDS/mixer hybrid and a DDS quadrature modulator. In Chapters 9-13 the circuit implementa-
tions of the digital synthesizer are introduced. Below is a more detailed description of the dif-
ferent chapters:
In Chapter 2, firstly a description of the conventional DDS is given. It is easy to include differ-
ent modulation capabilities in the DDS with digital signal processing methods, because the sig-
nal is in digital form. Another type of DDS application is the digital chirp generator, used in
sweep oscillators. Indirect digital sinusoidal oscillators are presented in Chapter 3.
In Chapter 4 it is seen that circular rotation can be implemented efficiently using the CORDIC
algorithm, which is an iterative algorithm for computing many elementary functions [Vol59].
The CORDIC algorithm is studied in detail. The finite word length effects in the CORDIC algo-
rithm are investigated. Redundant implementations of the CORDIC rotator are overviewed.
In Chapter 5 the DDS is shown to produce spurs (spurious harmonics) as well as the desired
output frequency. The specifications of the D/A-converter are studied in detail, because the
D/A-converter is the critical component in wide bandwidth applications.
In Chapter 6 an investigation into the blocks of the DDS is carried out, namely a phase accu-
mulator, a phase to amplitude converter (conventionally a sine ROM) and a filter. Different
techniques to accelerate the operation speed of the phase accumulator are considered. Different
sine memory compression and algorithmic techniques and their trade-offs are investigated.
In Chapter 7 a study is made of how additional digital techniques (for example dithering, error
feedback methods) may be incorporated in the DDS in order to reduce the presence of spurious
signals at the DDS output. The spur reduction techniques used in the sine output direct digital
synthesizers are reviewed.
3In Chapter 8 three up-conversion possibilities are introduced: a DDS/PLL hybrid, a DDS/mixer
hybrid and a DDS quadrature modulator. The basic idea is that the DDS provides only a part of
the output signal band, and the up-conversion into higher frequencies is done by analog tech-
niques, because the power consumption and the spurious performance are better in the low out-
put bandwidth DDS. The critical paths of the signal could be accomplished by the DDS, which
has the advantages of a fast switching time, a fine frequency resolution and coherent frequency
hopping.
In Chapter 9, a DDS with an on-chip D/A-converter is designed and processed in a 0.8 µm
BiCMOS. The on-chip D/A-converter avoids delays and line loading caused by inter-chip con-
nections.
In Chapter 10, a quadrature IF frequency synthesizer/modulator IC has been designed and fabri-
cated in a 0.5 µm CMOS. This quadrature IF frequency synthesizer/modulator is intended for
use in a wide variety of indoor/outdoor portable wireless applications in the 2.4-2.4835 GHz
ISM frequency band. This frequency synthesizer/modulator is capable of frequency and phase
modulation. The major components are: a quadrature direct digital synthesizer, digital-to-analog
converters and lowpass filters. By programming the quadrature direct digital synthesizer, adap-
tive channel bandwidths, modulation formats, frequency hopping and data rates are easily
achieved.
In Chapter 11, a multi-carrier QAM modulator has been developed and processed in a 0.35 µm
CMOS (in BiCMOS) technology. The multi-carrier QAM modulator contains four CORDIC
based QAM modulators. Each QAM modulator accepts 13 bits in-phase and quadrature data
streams, interpolates them by 16 and up-converts the baseband signal into a selected center fre-
quency. The frequencies of the four carriers can be independently adjusted. The proposed multi-
carrier QAM modulator does not use an analog I/Q modulator, therefore, the difficulties of ad-
justing the dc offset, the phasing and the amplitude levels between the in-phase and quadrature
phase signal paths are avoided. The multi-carrier QAM modulator is designed to fulfill the
spectrum and error vector magnitude (EVM) specifications of the wideband code division mul-
tiple access (WCDMA) system.
In Chapter 12, a CORDIC based QAM modulator has been developed and implemented with
programmable logic devices (PLDs). D/A converters were implemented in a 0.5 µm CMOS
technology. A conventional QAM modulator with quadrature outputs needs four multipliers,
two adders and sine/cosine ROMs. The designed CORDIC based QAM modulator has about the
same logic complexity as two multipliers and an adder with the same word sizes. The QAM
modulator accepts 12 bits in-phase and quadrature data streams, interpolates them by 16 and up-
converts the baseband signal into a selected center frequency. The QAM modulator is designed
to fulfill the spectrum and EVM specifications of the WCDMA system.
4In Chapter 13, a multi-carrier Gaussian minimum shift keying (GMSK) modulator has been de-
veloped and processed in a 0.35 µm CMOS (in BiCMOS) technology. The design contains four
GMSK modulators, which generate GMSK modulated carriers at specified center frequencies.
Utilization of the redundancy in the stored waveforms reduces the size of the GMSK trajectory
look-up-table to less than one fourth of the original size in the modulator. Conventionally, the
power ramping and output power level control are performed in the analog domain. A novel
digital ramp generator and output power level controller performs both the burst ramping and
the dynamic power control in the digital domain. The power control is realized by scaling the
ramp curve, which follows a raised cosine/sine curve. The four GMSK modulated signals are
combined together in the digital domain. The digital multi-carrier GMSK modulator is designed
to fulfill the spectrum and phase error specifications of the GSM 900 and DCS 1800 systems.
1.3 Contributions to Advances in  (Science and)* Technology
The purpose of the research project was to find an optimal front-end for a transmitter by focus-
ing on circuit implementations of the DDS, but the research also includes the interface to base-
band circuitry and the system level design aspects of digital communication systems. Theory of
the DDS is reviewed. New bounds for the CORDIC rotator due to the finite word length effects
have been derived in Section 4.3, based on the assumption that the errors are uncorrelated and
uniformly distributed. The phase truncation error analysis in [Jen88b] is extended in Section 5.1
so that it includes the worst-case carrier to spur ratio bounds. A new bound for the noise level
after the phase dithering has been derived in Section 7.2.2. A novel tunable error feedback
structure in the DDS is developed in Section 7.4.2. In Section 11.3.2 a root raised cosine filter
was designed to maximize the ratio of the main channel power to the adjacent channels’ power
under the constraint that the ISI is below 2 %. A novel ramp generator with an output power
level controller was developed in Section 13.4.2.
Four ICs, which were the circuit implementations of the DDS, were designed. One PLD imple-
mentation of the CORDIC based QAM modulator was designed with a separate D/A converter
IC.
The first DDS IC is presented in Chapter 9. The author carried out the system design and acted
as project coordinator for this piece of work. Mr. Mikko Waltari designed the D/A-converter
and the ROM block. Mr. Marko Kosunen designed the rest of the circuit logic.
The second DDS IC is presented in Chapter 10. The author carried out the system design and
simulations. Mr. Marko Kosunen designed the digital part. Mr Lauri Sumanen designed the D/A
converter. The low pass filter was based on Mr. Kimmo Koli’s work.
                                                          
* I use parentheses not to offend those who do not classify anything of this work as science.
5In Chapter 11, the author carried out the system design and simulations. Mr. Marko Kosunen
has designed the digital part and the D/A converter.
In Chapter 12, the PLD implementation of the CORDIC based QAM modulator was carried out.
The author carried out the system design and simulations. Mr Lauri Sumanen designed the D/A
converter.
The third DDS IC is presented in Chapter 13. All the system design and simulations were per-
formed by the author. Mr. Johan Sommarek designed the digital part of the chip. Mr Jaakko
Pyykönen designed the D/A converter.
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82. Direct Digital Synthesizer
In this chapter the operation of the direct digital synthesizer is first described. It is simple to add
modulation capabilities to the DDS, because the DDS is a digital signal processing device. It is
shown that the DDS produces spurs as well as the desired output frequency.
2.1 Conventional Direct Digital Synthesizer
The direct digital synthesizer (DDS) is shown in a simplified form in Figure 2.1. The direct
digital frequency synthesizer (DDFS) or numerically controlled oscillator (NCO) is also widely
used to define this circuit. The DDS has the following basic blocks; a phase accumulator, a
phase to amplitude converter (conventionally a sine ROM), a digital to analog converter and a
filter [Tie71], [Hut75], [Bra81]. The phase accumulator consists of a j-bit frequency register
which stores a digital phase increment word followed by a j-bit full adder and a phase register.
The digital input phase increment word is entered in the frequency register. At each clock pulse
this data is added to the data previously held in the phase register. The phase increment word
represents a phase angle step that is added to the previous value at each 1/fclk seconds to produce
a linearly increasing digital value. The phase value is generated using the modulo 2j overflow-
ing property of a j-bit phase accumulator. The rate of the overflows is the output frequency
,
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where ∆P is the phase increment word, j is the number of phase accumulator bits, fclk is the
clock frequency and fout is the output frequency. The constraint in (2.1) comes from the sam-
pling theorem. The phase increment word in (2.1) is an integer, therefore the frequency resolu-
tion is found by setting ∆P = 1
.
2 j
clkff =∆ (2.2)
The read only memory (ROM) is a sine look-up table, which converts the digital phase infor-
mation into the values of a sine wave. In the ideal case with no phase and amplitude quantiza-
tion, the output sequence of the table is given by
),
2
)(2sin( j
nP
π (2.3)
where P(n) is a (the j-bit) phase register value (at the nth clock period). The numerical period of
the phase accumulator output sequence is defined as the minimum value of Pe for which P(n) =
P(n+Pe) for all n. The numerical period of the phase accumulator output sequence (in clock cy-
cles) is
,
)2,(GCD
2
j
j
P
Pe
∆
= (2.4)
where GCD (∆P,2j) represents the greatest common divisor of ∆P and 2j. The numerical period
of the sequence samples recalled from the sine ROM will have the same value as the numerical
9period of the sequence generated by the phase accumulator [Dut78], [Nic87]. Therefore, the
spectrum of the output waveform of the DDS prior to a digital-to-analog conversion is charac-
terized by a discrete spectrum consisting of Pe points. The ROM output is presented to the D/A-
converter, which develops a quantitized analog sine wave. The D/A-converter output spectrum
contains frequencies nfclk ± fout, where n = 0, 1, …etc. (see Appendix A). The amplitudes of
these components are weighted by a function (see Appendix A)
).(csin
clkf
f (2.5)
This effect can be corrected by an inverse sinc(f/fclk) filter. The filter that is after the D/A con-
verter removes the high frequency sampling components and provides a pure sine wave output.
As the DDS generates frequencies close to fclk/2, the first image (fclk - fout) becomes more diffi-
cult to filter. This results in a narrower transition band for the filter. The complexity of the filter
is determined by the width of the transition band. Therefore, in order to keep the filter simple,
the DDS operation is limited to less than 40 percent of the clock frequency (see Section 10.2).
2.2 Pulse Output DDS
The pulse output DDS is the simplest DDS type. It has only a phase accumulator. The MSB or
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Figure 2.1. Simplified block diagram of the direct digital synthesizer, and the signal flow in the
DDS.
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carry output signal of the phase accumulator is used as an output. The average frequency of the
DDS is obtained from (2.1). As long as ∆P divides into 2j, the output is periodic and smooth
(see column 3 in Table 2.1), but all other cases create jitter. The output can change its state only
at the clock rate. If the desired output frequency is not a factor (a divider) of 2j, then a phase er-
ror is created between the ideal and the actual output. This phase error will increase (or de-
crease) until it reaches a full clock period, at which time it returns to zero and starts to build up
again (see column 1 in Table 2.1). Ideally we would like to generate a transition every 8/3 =
2.6667 cycles (see column 1 in Table 2.1), but this is not possible because the phase accumula-
tor can generate a transition only at integer multiples of the clock period. After the first transi-
tion the error is -1/3 clock period (we should transit after 2.6667 clocks, and we transit after 3),
and after the second it is -2/3 clock period (we should transit after 5.33, and we do after 6).
There is a clear relation between the error and the parameters ∆P (phase increment word) and C
(phase accumulator output at the moment of carry generation). The error is exactly -C/∆P.
By using a digital delay generator (see Figure 2.2), the carry output is first connected to a logic
circuit that calculates first the ratio -C/∆P and delays the carry signal [Nuy90], [Gol96]. The
negative delay must be converted into a positive delay, which is 1 - C/∆P, ∆P > C in all situa-
tions (the carry overflow error can never be as large ∆P).
It is assumed that the delay-time of the whole delay line meets exactly Tclk = 1/fclk. For the delay
components inside the delay line there are B-1 additional outputs with delay times
Table 2.1. For an accumulator of 3 bits (j=3) controlled with an input of ∆P = 3 and ∆P = 2.
Accumulator output
∆P = 3 and j = 3
Carry output Accumulator output
∆P = 2 and j = 3
Carry output
000 (0) 1 Cycle begins 000 (0) 1 Cycle begins
011 (3) 0 010 (2) 0
110 (6) 0 100 (4) 0
001 (1) 1 110 (6) 0
100 (4) 0 000 (0) 1
111 (7) 0 010 (2) 0
010 (2) 1 100 (4) 0
101 (5) 0 110 (6) 0
000 (0) 1 000 (0) 1
Phase
Accumu-
lator
j-bit
Digital
Delay
Genera-
tor
Pulse
Output
1
B(1-C/∆P)
Figure 2.2. Single bit DDS with a digital delay generator.
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and where B = 2b in this case. The applied delay (yTclk/B) is a multiple of the delay components
inside the delay line, and the positive delay time is
.
P
TC
T clkclk ∆
− (2.7)
From these two equations, it is easy to solve y (digital delay generator input)
,)1( 
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C
By (2.8)
where [] denotes truncation to integer values. The division C/∆P requires a lot of hardware.
The delay generator could also be implemented with analog techniques [Nak97], [Mey98],
[Nie98].
2.3 DDS Architecture for Modulation Capability
It is simple to add modulation capabilities to the DDS, because the DDS is a digital signal proc-
essing device. In the DDS it is possible to modulate numerically all three waveform parameters
))),()((2sin()()( nPnPnAns +∆= π (2.9)
where A(n)
 
is the amplitude modulation, ∆P(n)
 
is the frequency modulation, and P(n) is the
phase modulation. All known modulation techniques use one, two or all three basic modulation
types simultaneously. Consequently any known waveform can be synthesized from these three
basic types within the Nyquist band limitations in the DDS. Figure 2.3 shows a block diagram
of a basic DDS system with all three basic modulations in place [Zav88a], [McC88]. The fre-
quency modulation is made possible by placing an adder before the phase accumulator. The
phase modulation requires an adder between the phase accumulator and the phase to amplitude
converter. The amplitude modulation is implemented by inserting a multiplier between the
phase to amplitude converter and the D/A-converter. The multiplier adjusts the digital ampli-
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Figure 2.3. DDS architecture with modulation capabilities.
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tude word applied to the D/A-converter. Also, with some D/A-converters it is possible to pro-
vide an accurate analog amplitude control by varying a control voltage [Sta94].
2.4 QAM Modulator
The block diagram of the conventional QAM modulator with quadrature outputs is shown in
Figure 2.4. The output of the QAM modulator is
),sin()()cos()()(
)sin()()cos()()(
nnInnQnQ
nnQnnInI
QDDSQDDSout
QDDSQDDSout
ωω
ωω
−=
+=
(2.10)
where ωQDDS is the quadrature direct digital synthesizer (QDDS), and I(n), Q(n) are pulse
shaped and interpolated quadrature data symbols [Tan95a]. The direct implementation of (2.10)
requires a total of four real multiplications and two real additions, as shown in Figure 2.4. How-
ever, we can reformulate (2.10) as [Wen95]
)).()(()sin())sin()(cos()()(
))()(()sin())sin()(cos()()(
nInQnnnnQnQ
nInQnnnnInI
QDDSQDDSQDDSout
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−++=
ωωω
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(2.11)
The term sin(ωQDDS) (Q(n) – I(n)) appears in the both outputs. Therefore, the total number of
real multiplications is reduced to three. This however is at the expense of having five real addi-
tions.
The pre-equalizer is used to compensate for the sinx/x roll-off function inherent in the sampling
process of the digital-to-analog conversion, as shown in Figure 2.4. Furthermore, distortions in
the phase and magnitude response of the analog filters (Figure 11.2) could be partly pre-
compensated by the pre-equalizer. The analysis and compensation of the distortions from ana-
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log filters are beyond the scope of this thesis. The pulse shaping filter reduces the transmitted
signal bandwidth, which results in an increase in the number of available channels, and at the
same time it maintains low adjacent channel interferences. Furthermore, it minimizes the inter-
symbol interference (ISI). The interpolation filters increase the sampling rate and reject the ex-
tra images of the signal spectrum resulting from the interpolation operations. The quadrature
DDS and the complex multiplier translate the signal spectrum from the baseband into the IF.
All the waveshaping is performed by the lower sample rate in the pulse shaping filter, and the
interpolation filters must not introduce any additional magnitude and phase distortion [Cro83].
The interpolation filters are usually implemented with multirate FIR structures. There exists a
well-known multirate architecture for implementing very narrow-band FIR filters, which con-
sists of a programmable coefficient FIR filter, and half band filters followed by the cascaded-
integrator-comb (CIC) structure [Hog81]. Unfortunately, the CIC structure is not well suited for
implementing wideband filters because the frequency response of the CIC filter does not have a
satisfactory stopband attenuation. Furthermore, the CIC filter introduces droop in the passband.
A variable interpolator allows the use of sampling rates which are not multiples of the symbol
rates. It enables one to transmit signals having different symbol rates [Cho99], [Lun99].
Mathematically, there are a number of interpolation schemes that can perform the desired op-
eration [Ram84]. However, many of them, such as sinc based interpolation, require excessive
computational resources for a practical hardware implementation. For real time calculations,
Erup [Eru93] et. al. found polynomial-based interpolation to yield satisfactory results while
minimizing the hardware complexity. This structure can be easily implemented with hardware
using the Farrow structure [Far88].
If the quadrature output is not needed, then the complex oscillator could be replaced with the
two multipliers and an adder, as shown in Figure 2.5. At the system architectural design level, a
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substantial hardware reduction has been obtained by selecting a filter over-sampling factor of 4,
and by forcing the IF center frequency to equal the symbol rate 1/Tsym [Won91]. This results in
oscillator samples of cos(nπ/2) and sin(nπ/2) which have the trivial values of 1, 0, -1, 0, …, thus
eliminating the need for high-speed digital multipliers and adders to implement the mixing
functions. Furthermore, since half of the cosine and sine oscillator samples are zero, only a sin-
gle interpolate-by-4 transmit filter can be used to process the data in both I and Q rails of the
modulator, as shown in Figure 2.6. Thus the only hardware operating at 4/Tsym in the modulator
is a 4:1 multiplexer at the output.
2.5 Digital Chirp DDS
Another type of DDS application is dedicated to digital chirp generators, used in sweep oscil-
lators. The chirp generators generate a FM signal that is fully synthesized and therefore
achieves linearity and accuracy not possible with regular analog techniques (VCOs). The digital
synthesis of the chirp waveform is based on the realization that the quadratic time base
,)( 2 AtBtCt ++=φ (2.12)
can be generated numerically at high-speed using addition only. The digital chirp generator is
similar to the regular direct digital synthesizer but includes a dual accumulator as shown in
Figure 2.7. The outputs of the accumulators are stored in registers. Table 2.2 presents the con-
tents of the rate register (R1), and the two phase accumulator outputs (i.e., R2 and R3) for the
first few clock cycles in a chirp-generator sequence. This illustrates the process of the quadratic
h4k
h4k+1
-h4k+2
-h4k+3
I
Q
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Digital
IF Output 
Centered
at 1/Tsym
÷ 4
1/Tsym Clock 4/Tsym Clock
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Figure 2.6. Simplified digital modulator.
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Figure 2.7. Digital chirp generator.
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time base generation. After the register initialization, the results of R2 (or R3) at each clock cy-
cle are obtained from the sum of data stored within itself and R1 (or R2) in the previous clock
cycle. The phases generated in Table 2.2 are identical to those of (2.12) when t is replaced by
nTclk, where Tclk is the clock period. The initial frequency, B, and the sweep rate, C, are loaded
into the registers asynchronously and held there until a chirp trigger signal is received.
A GaAs implementation for this device is presented in [And92]. The clock frequency is 450
MHz, power consumption is 18 W, and the phase accumulator width (j) is 28.
The chirp rate is perfect except that there is always a level of quantization. For example, the de-
vice described above has a minimum step size of 1.7 Hz (2.2). Another problem is the LPF
group delay, especially at the high end of the band. If this becomes important in the application,
a phase equalizer needs to be added to compensate for the filter group delay.
2.6 DDS Power Consumption and Spurious Level
Although the DDSs were invented decades ago [Tie71] they did not come to play a dominant
role in wideband frequency generation until recently. Initially, the DDSs were limited to pro-
ducing narrow bands of closely spaced frequencies, due to limitations of digital logic and D/A-
converter technologies. It is likely that DDS technology will continue to improve as digital
technology advances. Figure 2.8 and Figure 2.9 illustrate trade-offs that will pose problems: the
wider the DDS output bandwidth, the higher the DC power consumption; the wider the DDS
output bandwidth, the higher the spurious level. The critical path of the signal could be accom-
plished by the DDS, which has the advantages of a fast switching time, a fine frequency resolu-
tion, and coherent frequency hopping. In the wide output bandwidth DDSs, most spurs are gen-
erated less by digital errors (truncation or quantization errors) and more by analog errors in the
D/A-converter such as clock feedthrough, intermodulation, glitch energy. In Figure 2.9, spuri-
ous performance is degraded approximately at the rate of 6 dB/octave in the output bandwidth
(solid line). This is because the spurs are mostly due to glitch energy in the D/A-converter out-
Table 2.2. Generation of Quadratic Time Using a Double Phase Accumulator.
Clock cycle R1
Rate
R2
(Frequency)
R3
(Phase)
Initial values 2C C + B A
1 2C 3 C + B 12 C + 1 B + A
2 2C 5 C + B 22 C + 2 B + A
3 2C 7 C + B 32 C + 3 B + A
4 2C 9 C + B 42 C + 4 B + A
.
.
.
.
.
.
.
.
.
.
.
.
n 2C (2n + 1) C + B n2 C + n B + A
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put. As the output voltage is held for shorter periods of time, the glitch becomes a greater per-
centage of the output energy.
CMOS technology provides substantial cost and power advantages over those of silicon bipolar
and GaAs technologies. The use of CMOS DDS technologies without parallel architecture has
been restricted by their limited bandwidth [Bel00], [QuS91], [Ana94], [Ana99b], [NiB94],
[Mad99], [Chapter 10], [Mor99], [Tan95a] (Figure 2.8, Figure 2.9). The use of parallelism to
attain high throughput has been utilized for DDS applications [Tan95b]. Using the parallel ar-
chitecture with four sine ROM tables, the CMOS-chip has an output bandwidth of 320 MHz
(0.4 × fclk) [Tan95b]. The chip that uses only one sine ROM table has an output bandwidth of 80
MHz [Tan95a]. Efforts have been made to extend the DDS designs to silicon bipolar [SaA94],
[Sau90], [Sci94] and GaAS [Sta94] processing technologies.
The above analysis is quite rough, because it does not include other signal processing capa-
bilities that these circuits will have, e.g. modulation. These properties will increase power con-
sumption compared with the ’standard DDS’. The output of the DDS is a pure sine wave in the
above case.
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2.7 State of the Art in DDS ICs
Table D.1 (see Appendix D) shows different recently reported DDS ICs. A comparison is diffi-
cult because it does not include other signal processing capabilities that these circuits have.
These properties increase power consumption and area compared with the ’standard DDS’. The
power consumption and area of the DDS will continue to decrease as digital technology ad-
vances (see [Bel00] and [Mor99] in Figure 2.8). In Table D.1 the multi-carrier DDS modulators
with the on-chip D/A converters are shown. These are original contributions to the subject of
the thesis.
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3. Indirect Digital Synthesizer
In this chapter the operation of the indirect digital synthesizer is first described. It is shown that
it produces spurs as well as the desired output frequency. A quadrature indirect digital synthe-
sizer is also presented.
3.1 Direct-Form Oscillator
Figure 3.1 shows the signal flow graph of the well-known second-order direct-form feedback
structure with state variables x1(n) and x2(n) [Gol69], [Fur75], [Abu86a]. The corresponding dif-
ference equation for this system is given by
).()1()2( 222 nxnxnx −+=+ α (3.1)
The two state variables are related by
).1()( 21 += nxnx (3.2)
Solving the one-sided z transform of (3.1) for x2(n) leads to
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where x1(0) and x2(0) are the initial values of the state variables. Identifying the second state
variable as the output variable
),()( 2 nxny = (3.4)
as shown in Figure 3.1, and choosing the denominator coefficient α to be
,/2,cos2 0000 clkffT πωθθα === (3.5)
with f0 being the oscillator frequency and fclk the sampling frequency, then, on choosing the ini-
tial values of the state variables to be
,’)0(,cos’)0( 201 AxAx == θ (3.6)
we obtain from (3.3) a discrete-time sinusoidal function as the output signal:
z-1 z-1
-12 cosθ0
y(n)
x2(n)x1(n)
Figure 3.1. Recursive digital oscillator structure.
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It has complex-conjugate poles at p = exp(±jθ0), and a unit sample response
.0),cos(’)( 0 ≥= nnAny θ (3.8)
Thus the impulse response of the second-order system with complex-conjugate poles on the unit
circle is a sinusoidal waveform.
An arbitrary initial phase offset ϕ0 can be realized [Fli92], namely,
),cos(’)( 00 ϕθ += nAny (3.9)
by choosing the initial values:
),cos(’)0( 001 ϕθ += Ax (3.10)
).cos(’)0( 02 ϕAx = (3.11)
Thus, any real-valued sinusoidal oscillator signal can be generated by the second-order structure
shown in Figure 3.1.
The output sequence y(n) of the ideal oscillator is the sampled version of a pure sine wave. The
angle θ0 represented by the oscillator coefficient is given by
,/2 00 clkffπθ = (3.12)
where f0 is the desired frequency in cycles per second. In an actual implementation, the multi-
plier coefficient 2 cosθ0 is assumed to have b + 2 bits. In particular, 1 bit is for the sign, 1 bit for
the integer part and b bits for the remaining fractional part in the fixed-point number represen-
tation. Then the largest value of the coefficient 2 cosθ0 which can be represented, is (2 – 2-b).
This value of the coefficient gives the smallest value of θmin, which can be implemented by the
direct form digital oscillator using b bits
 .)22(
2
1
cos 1min 


−=
−− bθ (3.13)
Therefore, the smallest frequency that the oscillator can generate is
,
2
min
min clkff π
θ
= (3.14)
where fclk is the clock frequency (sampling frequency). As an example, let b = 25 bits. The larg-
est oscillator coefficient (2 cosθ0) is 67108863/33554432 and θmin = cos-1(67108863/67108864)
≈ 0.00017263. For fclk = 52 MHz and b = 25, fmin ≈ 1.43 kHz.
In this digital oscillator, besides the zero-input response y(n) of the second-order system we get
a zero-state response yerr(n) due to the random sequence e2(n) acting as an input signal. From
(3.1) we obtain
),()()1()2( 2 nenynyny +−+=+ α (3.15)
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and by the z transformation
),()()( ideal zYzYzY err+= (3.16)
with Yideal(z) derived from (3.7). The z transform of the output error yerr(n) is given by
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with E2(z) being the z transform of the quantization error signal e2(n). Transforming Yerr(z) back
into the time domain results in an output error sequence
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where e2(1) and e2(2) are assumed to be zero. Equation (3.18) shows that the output error is in-
versely proportional to sin(θ0), thus the output error increases with the decreasing digital oscil-
lator frequency. A computer simulation of (3.15) and an evaluation of (3.18) lead to a sinusoidal
output error signal yerr(n) with the same frequency as that of yideal(n), but with amplitude less
than the amplitude of yideal(n) [Fli92]. The output quantization error can be reduced by an ap-
propriate error noise shaping [Abu86b]. In addition to the error noise shaping, a periodic oscil-
lator reset could be applied. In order to eliminate an infinite accumulation of errors, the direct-
form oscillator could be reset to its initial states after N samples (K cycles) if the normalized
frequency θ0/2π equals the rational number K/N [Fur75].
3.2 Coupled-Form Complex Osci llator
In some practical applications involving modulation of two sinusoidal carrier signals in phase
quadrature, there is a need to generate the sinusoids A’sinθ0n and A’cosθ0n [Gol69], [Fli92].
These signals can be generated from the so-called coupled-form oscillator, which can be ob-
tained from the trigonometric formulae
 x1(n+1)
 θ0
x2(n+1)
x1(n)
x2(n)
Figure 3.2. Vector rotation.
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where, by definition, α = nθ0, β = θ0, and
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Thus we obtain the two coupled equations
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that perform a general rotational transform anti-clockwise with angle θ0; the coordinates of a
vector in Figure 3.2 transform from (x1(n), x2(n)) to (x1(n+1), x2(n+1)). The structure for the re-
alization of the coupled-form oscillator is illustrated in Figure 3.3. This is a two-output system
which is not driven by any input, but which requires the initial conditions x1(0) = A’cos(θ0) and
x2(0) = A’sin(θ0) in order to begin its self-sustaining oscillations.
From the z transform of the state equations (3.21)
[ ]TzXzXXXVXz )()(, 21== (3.22)
the characteristic equation
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can be derived. From (3.23) it is obvious that the eigenvalues are lying on the unit circle of the z
plane. In a finite register length arithmetic, however, the eigenvalues almost never have exactly
unit magnitude because the two coefficients cos(θ0) and sin(θ0) are realized separately. Thus we
observe no stable limit cycle but a waveform with an increasing or decreasing amplitude.
Equation (3.21) shows that x1 and x2 will both be sinusoidal oscillations that are always in exact
z-1
z-1
cosθ0
cosθ0
sinθ0
-sinθ0
A’cos((n+1)θ0)
A’sin((n+1)θ0)
Figure 3.3. Coupled-form complex oscillator.
22
phase quadrature. Furthermore, if quantization effects are ignored, then, for any time n, the
equality
)0()0()()( 22212221 xxnxnx +=+ (3.24)
holds. In order to reset the system so that, after every k iterations, the variables x1(n) and x2(n)
are changed to satisfy (3.24), we can multiply both x1(n) and x2(n) by the factor
.
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Thus, for each k iterations of (3.21), we perform once the non-linear iteration
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Execution of (3.26) effectively resets x1(n + 1) and x2(n + 1) so that (3.24) is satisfied. Thus, if
x1(n) and x2(n) had both drifted by the same relative amount to a lower value, both would be
raised, in one iteration cycle, to the value they would have had if no noise were present. If,
however, x2(n) had drifted up and x1(n) down so that the sum of the squares were satisfied
(3.24), then (3.26) would have no effect. Thus the drifts of phase are not compensated by (3.26).
The most efficient method of eliminating the infinite accumulation of errors of the coupled-
form complex oscillator is to reset its initial states after N samples (K cycles) if the normalized
frequency θ0/2π equals the rational number K/N.
The phase coherent frequency hopping is difficult to implement by the coupled form complex
oscillator, because the new initial values must be updated phase coherently. To increase the fre-
quency resolution requires that the word length of the whole complex oscillator is widened,
however, in the case of the conventional direct digital synthesizer, it is only necessary to in-
crease the phase accumulator word length (see (2.2)).
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4. CORDIC Algorithm
4.1 Introduction
Algorithms used in communication technology require the computation of trigonometric func-
tions, coordinate transformations, vector rotations, or hyperbolic rotations. The CORDIC, an ac-
ronym for COordinate Rotation DIgital Computer, algorithm offers an opportunity to calculate
the desired functions in a rather simple and elegant way. The CORDIC algorithm was first in-
troduced by Volder [Vol59]. Walter [Wal71] later developed it into a unified algorithm to com-
pute a variety of transcendental functions. Two basic CORDIC modes leading to the computa-
tion functions exist, the rotation mode and the vectoring mode. For both modes the algorithm
can be realized as an iterative sequence of additions/subtractions and shift operations which are
rotations by a fixed rotation angle, but with a variable rotation direction. Due to the simplicity
of the operations involved, the CORDIC is very well suited for a VLSI realization ([Sch86],
[Dur87], [Lee89], [Not88], [Bu88], [Cav88a], [Cav88b], [Lan88], [Sar98], [Kun90], [Lee92],
[Hu92b], [Fre95], [Hsi95], [Phi95], [Ahn98], [Dac98], [Mad99]). It has been implemented in
pocket calculators like Hewlett Packard’s HP-35 [Coc92], and in arithmetic coprocessors like
Intel 8087.
In this thesis, the interest is in the rotation mode, because the QAM modulator (our application)
performs a circular rotation (see (2.10)). The basic task performed in the CORDIC algorithm is
to rotate a 2 by 1 vector through an angle using a linear, circular or hyperbolic coordinate sys-
tem [Wal71]. This is accomplished in the CORDIC by rotating the vector through a sequence of
elementary angles whose algebraic sum approximates the desired rotation angle.
The CORDIC algorithm provides an iterative method of performing vector rotations by arbi-
trary angles using only shifts and adds. The algorithm is derived from the general rotation trans-
formation. In Figure 4.1, a pair of rectangular axes is rotated clockwise through the angle Ang
by the CORDIC algorithm where the coordinates of a vector transform (I,Q) to (I’,Q’)
).sin()cos(’
)sin()cos(’
AngIAngQQ
AngQAngII
−=
+= (4.1)
which rotates a vector clockwise in a Cartesian plane through the angle Ang, as shown in Figure
4.1. These equations can be rearranged so that
[ ]
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If the rotation angles are restricted to tan(Angi) = ±2-i, the multiplication by the tangent term is
reduced to a simple shift operation. Arbitrary angles of rotation are obtainable by performing a
series of successively smaller elementary rotations. If the decision at each iteration, i, is in
which direction to rotate rather than whether or not to rotate, then the term cos(Angi) becomes a
constant, because cos(Angi) = cos(-Angi). The iterative rotation can now be expressed as
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where di = ±1 and
.)21(/1))2(cos(tan 21 iiiK −−− +== (4.4)
Removing the scale constant from the iterative equations yields a shift-add algorithm for the
vector rotation. The product of the Ki’s approaches 0.6073 as the number of iterations goes to
infinity. The exact gain depends on the number of iterations, and obeys the relation
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The CORDIC rotation algorithm has a gain, Gn, of approximately 1.647 as the number of itera-
tions goes to infinity.
If both vector component inputs are set to the full scale simultaneously, the magnitude of the re-
sultant vector is 1.414 times the full scale. This, combined with the CORDIC gain, yields a
maximum output of 2.33 times the full-scale input.
The angle of a composite rotation is uniquely defined by the sequence of the directions of the
elementary rotations. This sequence can be represented by a decision vector. The set of all pos-
sible decision vectors is an angular measurement system based on binary arctangents. Conver-
sions between this angular system and others can be accomplished using an additional adder-
subtractor that accumulates the elementary rotation angles at each iteration. The angle compu-
tation block adds a third equation to the CORDIC algorithm
).2(tan 11 iiii dzz −−+ −= (4.6)
The CORDIC algorithm can be operated in one of two modes. The first one, called rotation by
Volder [Vol59], rotates the input vector by a specified angle (given as an argument). The sec-
ond mode, called vectoring, rotates the input vector to the I axis while recording the angle re-
quired to make that rotation. The CORDIC circular rotator operates in the rotation mode. In this
 ANG 
Q
 I’
Q’
Figure 4.1. Vector rotation.
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mode, the angle computation block is initialized with the desired rotation angle. The rotation
decision at each iteration is made in order to decrease the magnitude of the residual angle in the
angle computation block. The decision at each iteration is therefore based on the sign of the re-
sidual angle after each step. The CORDIC equations for the rotation mode are
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where di = -1 if zi < 0, and +1 otherwise, so that z is iterated to zero. These equations provide
the following result, after n iterations
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where A is the rotated angle
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The CORDIC rotation algorithm as stated is limited to rotation angles between -π/2 and π/2,
because of the use of 20 for the tangent in the first iteration. For composite rotation angles larger
than π/2, and initializing rotation is required. For example, if it is desired to perform rotations
with rotation angles between -π and π, it is necessary to make an initial rotation of ±π/2
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where d = -1 if zin < 0, and +1 otherwise.
4.2 Scaling of In and Qn
The results from the CORDIC operation have to be corrected because of the inherent magnitude
expansion in the circular mode. This increases the latency and requires a lot of hardware. Many
articles have dealt with this problem and have suggested different methods to reduce the cost of
the scaling. Timmermann et al. compares the different approaches in [Tim91].
Each iteration of the CORDIC algorithm extends the vector [Ii Qi] in the rotational mode. Be-
cause of this the resulting vector [In Qn] has to be scaled with the scaling factor Gn given in
(4.5). The correction due to the scaling factor can be performed in three different ways:
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1. Post-multiplying the result In, Qn or pre-multiplying the input I0, Q0 with 1/Gn. This is the
straightforward way to compensate for the scaling factor, and increases the latency with one
multiplication.
2. Separate scaling iterations can be included in the CORDIC algorithm, or CORDIC itera-
tions can be repeated, such that the scaling factor becomes a power of two, thus reducing
the final scaling operation to a shift operation [Ahm82], [Hav80].
3. The CORDIC iterations can be merged with the scaling factor compensation (as was done
in [Bu88]).
The conclusion in [Tim91] is that the third type of scaling tends to increase the overall latency.
Therefore to minimize the latency the normal iterations and the scaling should be separated.
In our design the scaling factor is constant, because the number of the iterations is constant. The
scaling factor is simply factored into an aggregate processing gain attributed to the filter chain
in the QAM modulator (see Figure 2.4).
4.3 Quantization Errors in CORDIC Algorithm
Hu [Hu92a] provided an accurate description of the errors encountered in all modes of the
CORDIC operation. In [Hu92a] two major sources of error are identified: the (angle) approxi-
mation error and the rounding error. The first type of error is due to the quantized representation
of a CORDIC rotation angle by a finite number of elementary angles. The second one is due to
the finite precision arithmetic used in a practical implementation. However, the bound for the
approximation error has been set without taking into account the effects of the quantization of
the angles (the inverse tangents). In [Kot93], the study of the numerical accuracy in the COR-
DIC includes the accuracy problem with the inverse tangent calculations. The error analysis in
[Hu92a] and [Kot93] is based on the assumption that an error reaches its maximum value at
each quantization step. This gives quite pessimistic results especially in QAM modulator appli-
cations where the I/Q inputs are random signals. In the following discussions only circular rota-
tion mode errors will be treated. The following assumptions concerning the error signal are
made:
1. The error signal is a stationary random process
2. The error signal is uncorrelated with the signal to be quantized
3. The sample values of the error process are uncorrelated ; i.e. the error is a white noise proc-
ess
4. The probability distribution of the error sample values is uniform over the range of the
quantization error.
4.3.1 Approximation Error
The equations (4.7) can be rewritten as
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where vi = [Ii Qi]T is the rotation vector at the ith iteration, and
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is an unnormalized rotation matrix. The magnitude of the elementary angle rotated in the ith it-
eration is ai = tan-1(2-i).
In the CORDIC algorithm, each rotation angle A is represented by a restricted linear combina-
tion of the n elementary angles ai (n is the number of iterations), as follows:
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where zn is the error due to this angle quantization. The CORDIC computation error in vn due to
the presence of "zn" is defined as the approximation error. In the following derivations, infinite
precision arithmetic will be applied in order to suppress the effect due to the rounding error.
Conventionally, in the CORDIC algorithm, two convergence conditions will be set [Hu92a].
The first condition states that the rotation angle must be bounded
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The second condition is set to ensure that if the rotation angle A satisfies (4.14), its angle ap-
proximation error will be bounded by the smallest elementary rotation angle an-1. That is,
.az nn 1−≤  (4.15)
To satisfy this condition, the elementary angle sequence (ai; i = 0 to i = n-1) must be chosen so
that [Wal71]
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Based on the above result, it is quite obvious that in order to minimize the approximation error,
the smallest elementary rotation angle an-1 must be made small. This can be achieved by in-
creasing the number of the CORDIC iterations.
The variance of the approximation error is
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The variance of the approximation error at the CORDIC rotator output is
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where δ2 is the variance of the I0 and Q0 data (mean value of I0 and Q0 is assumed to be zero),
and Gn is from (4.5). An optimal iteration number selection, however, has to take into account
the effects of the rounding errors (I, Q datapaths and inverse tangents).
4.3.2 Rounding Error of Inverse Tangents
If the phase accumulator output in Figure 11.5 has a long period (from (2.4)), then the approxi-
mation errors are uncorrelated and uniformly distributed within each quantization step
.11 −− ≤≤− nnn aza (4.19)
The quantization of the angles is defined as
],[ iii aQ-a=e  (4.20)
where Q[.] denotes the quantization operator and the rounding error is
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for a fixed-point angle computation data path with ba bits, which is assumed to be greater than
the number of iteration stages (n). This is a reasonable assumption because the size of the resid-
ual angle becomes smaller in the successive iteration stages, approximately by one bit after each
iteration. The variance of this rounding error is
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The variance of the accumulated rounding error in the angle computation path is
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The angle (45°) in the angle computation path could be presented without the quantization error
in two’s complement format [Gie91] and the last angle iteration has no effect on the rotation di-
rection, therefore (n-2) is used in (4.23). The total variance of the approximation and the accu-
mulated rounding errors at the CORDIC rotator output is
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4.3.3 Rounding Error of In and Qn
The rounding error of zn is rather straightforward as it involves only the inner product operation.
Hence, the focus will be on the rounding error in In and Qn. The quantization of the error vi = [Ii
Qi]T is defined as
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where ei = [eiI eiQ]T is an error vector due to rounding. For the fixed-point arithmetic, the abso-
lute rounding error will be bounded by
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where bb is the number of fractional bits in the angle rotation data path. The variance of the er-
ror is
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The variance of the rounding error of Ii and Qi is
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In each CORDIC iteration, the rounding error consists of two components: the rounding error
propagated from the previous iterations and the rounding error introduced in the present itera-
tion. Therefore the variance due to the rounding error of In and Qn at the CORDIC rotator output
is
, 1 2
11
0
22
tot2  K   + i
-n
j=i
-n
j=
IQ 





= ∏Σδδ  (4.29)
where Ki2 is (1 + 2-2i) from equation (4.12).
4.3.4 Overall Error
The variance of the approximation error and the variance of the rounding error derived above
may be combined to yield the overall error variance of the CORDIC computation. These two er-
rors are assumed to be independent. The total variance due to the approximation errors and
rounding effects is
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In this equation the term
Table 4.1. Number of the iteration stages in the CORDIC rotator and fractional bits in the data
path and their effect on the output error variance.
 n ba bb 2totδ from (4.30) 2totδ from (4.32) Simulated 2totδ
10 16 15 2.3601e-006 2.3601e-006 2.3828e-006
11 16 15 5.9910e-007 5.9907e-007 5.9833e-007
12 17 16 1.4676e-007 1.4675e-007 1.4700e-007
13 17 16 4.0861e-008 4.0867e-008 4.0566e-008
14 18 17 1.0429e-008 1.0432e-008 1.0308e-008
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is very close to 1.1792 n for all practical values of n. Thus the result reduces to
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Table 4.1 shows the total variance at the CORDIC output for several values of n, ba and bb.
The number of input samples (I/Q data) is 8192. The input data is uniformly distributed over the
interval [-1, 1]. The variances from (4.30) and (4.32) agree with the simulated values.
4.3.5 Signal-to-Noise Ratio
The signal-to-noise ratio at the CORDIC rotator output is
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where δ2 is the variance of the I0 and Q0 data (the mean of I0 and Q0 is assumed to be zero). The
signal-to-noise floor ratio is 
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where BW is the CORDIC output signal bandwidth related to the Nyquist bandwidth. The signal
power is assumed to be evenly distributed over the signal bandwidth. Px is the ratio of the sig-
nal power that lies in the output signal bandwidth. Figure 4.2 shows the CORDIC output, when
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Figure 4.2. CORDIC circular rotator output.
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ba is 16 bits, 16 is fractional bits in the I and Q data paths (bb), and there are 11 iteration stages
(n). The signal-to-noise ratio appears to be 64.85 dB. The expected signal-to-noise ratio is 64.90
dB (4.33), which agrees closely with the theoretical value. The signal-to-noise floor ratio ap-
pears to be 73.35 dB. The expected signal-to-noise floor ratio is 73.94 dBc (4.34), where BW is
0.125 and Px is 1. These results agree closely with the theoretical values.
4.4 Redundant Implementations of CORDIC Rotator
The computation time and the achievable throughput of CORDIC processors using conven-
tional arithmetic are determined by the carry propagation involved with the addi-
tions/subtractions, since the direction of the CORDIC microrotation is steered by the sign of the
previous iteration results. This sign is not known prior to the computation of the MSB. The use
of redundant arithmetic is well known to speed up additions/subtractions, because a carry-free
or limited carry-propagation operation becomes possible. However, the application of redundant
arithmetic in the CORDIC is not straightforward, because a complete word level carry-
propagation is still required in order to determine the sign of a redundant number (this also
holds for generalized signed digit numbers as described in [Par93]).
In order to overcome this problem, several authors proposed techniques for estimating the sign
of the redundant intermediate results from a number of MSDs (most significant digits) ([Erc90],
[Erc88], [Tak87]). If the sign, and therefore the rotation direction, cannot be estimated reliably
from the MSDs, no microrotation occurs at all. However, the scaling factor involved in the
CORDIC algorithm depends on the actual rotations. Therefore here, the scaling factor is vari-
able, and has to be calculated in parallel to the usual CORDIC iteration. Additionally, a division
by the variable scaling factor has to be implemented following the CORDIC iteration.
A number of publications dealing with constant scale factor redundant (CSFR) CORDIC im-
plementations of the rotation mode ([Erc90], [Erc88], [Tak87], [Kun90], [Nol91], [Tak91],
[Lin90], [Nol90], [Yos89]) describe sign estimation techniques, where every iteration is reactu-
ally performed, in order to overcome this problem. However, either a considerable increase
(about 50 per cent) in the complexity of the iterations (double rotation method [Tak91]) or a 50
percent increase in the number of iterations (correcting iteration method [Tak91], [Nol90],
[Kun90], [Nol91]) occurs.
In [Dup93], a different CSFR algorithm is proposed for the rotation mode. Using this "branch-
ing CORDIC", two iterations are performed in parallel if the sign cannot be estimated reliably,
each assuming one of the possible choices for the rotation direction. It is shown in [Dup93] that
at most two parallel branches can occur. However, this is equivalent to an almost twofold effort
in terms of implementation complexity of the CORDIC rotation engine.In contrast to the above
mentioned approaches, in [Daw96] transformations of the usual CORDIC iteration are devel-
oped resulting in a constant scale factor redundant implementation without additional or
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branching iterations. It is shown in [Daw96] that this "Differential CORDIC (DCORDIC)"
method compares favorably to the sign estimation methods.
However, the architecture described in this thesis does not use any of these techniques. The ad-
der/subtracters used in the CORDIC rotator unit allow the operation frequency to be reached
with carry-ripple arithmetic, and therefore the problem of sign estimation is avoided.
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5. Sources of Noise and Spurs in DDS
The model of the noise and spurs in the DDS has six sources. These sources are depicted sym-
bolically in Figure 5.1. The sources are: the truncation of the phase accumulator bits addressing
the sine ROM (e
P
), a distortion from compressing the sine ROM (e
COM
), the finite precision of
the sine samples stored in the ROM (e
A
), the digital-to-analog conversion (e
DA
), a post-filter
(e
F
), the phase noise of the clock frequency (nclk), and the frequency error (∆f). The frequency
error (∆f) causes a frequency offset (2.2), but not noise and spurs.
5.1 Phase Truncation Related Spu rious Effects
In ideal case, with no phase and amplitude truncation, the output sample sequence of the DDS is
given by
).
2
2sin()( nPns j
∆
= π (5.1)
Since the amount of memory required to encode the entire width of the phase accumulator
would usually be prohibitive, only k of the most significant bits of the accumulator output are
generally used to calculate the sine-wave samples. If the phase accumulator value is truncated
to k bits prior to performing the look-up operation, the output sequence must be modified as
),
22
2
sin()( 
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 ∆
=
−
n
P
ns kjk
π (5.2)
where [] denotes truncation to integer values. This may be rewritten as
))),((
2
2
sin()( nenPns Pj −∆=
π (5.3)
where eP(n) is the error associated with the phase truncation. The phase error sample sequence
is also restricted in magnitude as
,2)( kjP ne −< (5.4)
and is also periodic with some period. The phase truncation occurs only when GCD (∆P, 2j) is
smaller than 2j-k. If GCD (∆P, 2j) is equal or greater than 2j-k, then the phase bits are zeros below
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Figure 5.1. Block diagram of the sources of noise and spurs.
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2j-k and no phase error occurs.
This sawtooth waveform (see Figure 5.2) is identical to the waveform that would be generated
by a phase accumulator of word length (j-k) with an input phase increment word of
.2mod)( kjPn −∆ (5.5)
A complete derivation of the phase accumulator truncation effects on the output spectrum is
given in [Meh83], [Nic87], [Jen88b]. Although not mentioned in [Meh83], [Nic87], [Jen88b], it
is interesting to note what a difference arises when phase accumulator rounding instead of trun-
cation is assumed [Cra94]. Normally, this is never done because the rounding operation would
require additional hardware to that required for a simple truncation.
The process of phase truncation occurs in a periodic pattern due to the periodic characteristics
of the DDS. Jenq obtains the equivalence of the phase truncation with a non-uniform sampling
process [Jen88b]. The phase increment (∆P) is a number with an integer part W and a fractional
part L/M, i.e.
,/ MLWP +=∆  (5.6)
where L and M have no common factor. The integer part of the address increment register
should be set to W, and its fractional part to L/M. Only the integer part of the phase accumulator
is supplied to the addressing circuit of the sine ROM; data points sent to the D/A converter are
offset from the intended uniform sampling instances except for those where the fractional part
of the phase accumulator is zero. Since the ratio of M to L is a prime, M is the smallest integer
to make M∆P = M (W + L/M) an integer. Therefore, the output data sequence is obtained by
sampling the sine wave stored in the sine ROM non-uniformly but having an overall period
MTclk, where M is
,
)2,(GCD
2
kj
kj
P
M
−
−
∆
= (5.7)
and where GCD (∆P, 2j-k) denotes the greatest common divisor of ∆P and 2j-k. The number of
spurs due to the phase truncation is [Nic87]
.11
)2,(GCD
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∆
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−
−
M
P
Y kj
kj
(5.8)
eP(n)
n
2j-k
Figure 5.2. Phase accumulator error sequence.
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It has been shown in [Jen88a] that if one samples a sinusoidal ejω0t non-uniformly with sampling
advancement offsets (i.e. sampling earlier than it should be) {tm Tclk, m = 0, 1, 2, … M-1}, then
the digital spectrum of the sampled waveform is given by
[ ],)/2(2)(1)( 0 clk
rclk
TMrrA
T
G πωωδπω −−= ∑∞
−∞=
 (5.9)
where the coefficient A(r) is given by
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and fclk = 1/Tclk and f0 = ω0/2π.
To utilize (5.9) and (5.10) for this situation, let ∆ be the time duration corresponding to
clk)/( TMLW =∆+ (5.11)
and let [x]frac be the fractional part of x, then we have
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where N is 2k (k is the number of bits used to calculate the sine-wave samples).
Hence
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where 〈mL〉M stands for mL modulo M. Substituting (5.14) into (5.10), we then have
.
1),,,( /2)/(2
1
0
MmrjNMLmj
M
m
ee
M
NMLrA M ππ −−
−
=



= ∑ (5.15)
It is noted from (5.15) that the finite sequence [A(r, L, M, N), r = 0, 1,…, M - 1] is the discrete
Fourier transform (DFT) of the sequence [(1/M) e-j2πtmf0/fclk, m = 0, 1,…, M - 1]; therefore, by
Parseval’s theorem, the sum of the squares of A(r, L, M, N)  for r = 0, 1,…, M – 1 is equal to
M times the sum of the squares of (1/M) e-j2πtmf0/fclk which is unity, i.e.
.1),,,(
1
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2
=∑−
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r
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This result is used to calculate the S/N, which is defined as the ratio of the power of the desir-
able harmonic component to the sum of the powers of the spurious harmonic components, i.e.
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where A(0, L, M, N)2 can be readily obtained from (5.15)
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There are three interesting properties of A(0, L, M, N) 2 worth mentioning:
1) For M = 1, A(0, L, 1, N) 2 = 1, hence there is no spurious harmonic component due to the
phase truncation.
2) For a fixed N, A(0, L, M, N) 2 is a decreasing function of M. Therefore, the S/N is also
decreasing on M.
3) For a fixed M, A(0, L, M, N) 2 is an increasing function of N. Hence, the S/N can be made
arbitrarily large by choosing a sufficiently large N.
From the properties listed above, we can have closed-form expressions for both the maximum
and the minimum S/N for a fixed N, by making M = 2 and ∞, respectively, as follows:
[ ])2/cot(log20(max)/ 10 NNS π=  (5.19)
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For a reasonably large N, say N > 10 (in practice, N is larger than 1000), (5.19) and (5.20) can
be simplified by expanding the arguments of the log function in (5.19) and (5.20) in Taylor’s
series form, and retaining only the first significant term. By doing so, we obtain
dB,92.302.6
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Equations (5.21) and (5.22) give very handy and accurate estimates of the S/N as a function of
the size of the sine ROM [Jen88b].
The worst-case carrier to the spur ratio due to the phase truncation occurs when r = 1 and M = 2
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The carrier to spur ratio due to the phase truncation when r = 1 and M = ∞ (2j-k >> GCD(∆P, 2j-
k) in (5.7)) is given by
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For a reasonably large N, say N > 10 (in practice, N is larger than 1000), (5.23) can be simpli-
fied by expanding the argument of the log function in (5.23) in Taylor’s series form and retain-
ing only the first significant term. By doing so, we obtain the worst-case carrier to spur ratio
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The carrier to spur ratio due to the phase truncation when r = 1 and M = ∞ (from (5.24)) is
.02.6)(log20(max) 10 kNS
C
=≈  (5.26)
The phase truncation error analysis in [Jen88b] is extended here so that it includes the worst-
case carrier to spur ratio bounds ((5.25) and (5.26)). The spur power is concentrated in one peak
in Figure 7.2, because M is 2 (5.8). The worst-case carrier-to-spur level due to the phase trunca-
tion appears to be 44.24 dBc. The expect worst-case carrier-to-spur value is 44.17 dBc (5.25),
which agrees closely. If M is larger than 2, the spur power is spread over many peaks (see
Figure 7.3). The number of spurs is 15 from (5.8) in Figure 7.3. Since M = 16 for this case, the
expected worst-case carrier-to-spur value is approximately 48.16 dBc (5.26). The worst-case
carrier-to-spur level due to the phase truncation appears to be 48.08 dBc.
5.2 Finite Precision of Sine Samp les Stored in ROM
Finite quantization in the sine ROM values also leads to the DDS output spectrum impairments.
If it is assumed that the phase truncation does not exist, then the output of the DDS is given by
),())(
2
2
sin( nenP Aj −∆
π (5.27)
where eA(n) is the quantization error due to the finite sine ROM data word. The sequence of the
ROM quantization errors is periodic, repeating every Pe samples (2.4). There are two limiting
cases to consider i.e. the numerical period of the output sequence (Pe) is either long or short.
In the first case, the quantization error results in what appears to be a white noise floor, but is
actually a "sea" of very finely spaced discrete spurs. The amplitude quantization errors can be
assumed to be totally uncorrelated and uniformly distributed within each quantization step,
,
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where the quantization step size is
38
,
2
1
mA
=∆ (5.29)
and where m is the word length of the sine values stored in the sine ROM. Then the amplitude
error power is [Ben48]
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The signal power of the sine wave is
,
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where A is the amplitude of the sine wave. The DDS output is an odd function, therefore the
spectrum of the amplitude error only contains odd frequency components (Pe/2 spurs). The si-
nusoid generated is a real signal, so its power is equally divided into negative and positive fre-
quency components. Using these facts and ignoring the sinc-function effect (A.6), the carrier-
to-spur power spectral density is approximately
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In the second case, there will be no quantization errors if the samples match exactly the quanti-
zation levels, e. g., fout = fclk/4. The assumption that the error is evenly distributed in one period
is really not valid due to the shortness of the period. Assuming that the amplitude error gets its
maximum absolute value (∆A/2) at every sampling instance and all the energy is in one spur, the
carrier-to-spur ratio is
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However, simulations indicate that in the worst-case the sum of the discrete spurs is approxi-
mately equal to
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5.3 Distribution of Spurs
The phase accumulator can be considered as a permutation generator, where each value of ∆P
provides a different permutation of the values from 0 to 2j - 1 given by
.2mod)()( jP PnnP ∆=∆ (5.35)
Any phase accumulator output vector can be formed from the permutation of another output
vector, regardless of the initial phase accumulator contents, when GCD(∆P, 2j) = 1 for all val-
ues of ∆P (Figure 5.3). In Figure 5.4 the time vectors are formed from values which have the
property GCD(∆P, 2j) = 2. From this figure it is evident that the phase accumulator is now char-
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acterized by having two different sets of possible output vectors, depending on the initial con-
tents of the phase accumulator.
The time output vector for ∆P can be formed from a permutation of the individual elements of
the vector for ∆P = 1,
),2mod)(()( 1 jP PnPnP ∆=∆ (5.36)
where ∆P and 2j are relatively prime. As in (5.36), all input time vectors may be formed from a
permutation of another time vector by permuting the indices using (n∆P) mod 2j. The converse
follows from the existence of a unique integer 0 ≤ J < 2j satisfying the relation
.12mod =∆ jJP (5.37)
This is a fundamental result of number theory which requires that ∆P and 2j are relatively prime
[McC79]. In a sense J is the multiplicative inverse of ∆P. From the above equation it follows
that ∆P and J must be odd because 2j is even. Therefore J and 2j are relatively prime, too.
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Figure 5.3. Time series vectors for a 3-bit phase accumulator for ∆P = 1 and ∆P = 3. The
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The DDS with a sinusoidal output operates by applying some memoryless non-linear function
s{} to the phase accumulator output to produce the sine function. The DFT of the phase to am-
plitude converter output using (5.36) is
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and 2j is the period of the phase accumulator when ∆P and 2j are relatively prime (2.4). (5.37)
can be used to show that permutation samples in the time domain produce the same type of
permutation in the frequency domain by defining the new index
,2mod)( jPnq ∆= (5.39)
and noting that
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Substituting from (5.37), (5.40) becomes
.2mod jJqn = (5.41)
Re-indexing (5.38) using (5.39) and (5.41), then
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The above equation establishes that the permutation of the samples in the time domain results in
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Figure 5.5. Discrete Fourier transform of the
DDS output sequence for j = 12, k = 8 and
∆P = 619.
Figure 5.6. Discrete Fourier transform of the
DDS output sequence for j = 12, k = 8 and ∆P
= 1121.
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the same type of permutation of the DFT samples in the frequency domain, because J and 2j are
relatively prime. This means that the spurious spectrum due to all system non-linearities can be
generated from a permutation of another spectrum, when GCD (∆P, 2j) = 1 for all ∆P, because
each spectrum will differ only in the position of the spurs and not in the magnitudes.
Two ∆P values 619 and 1121 are considered in the example. The DFT of the DDS output se-
quence for ∆P = 619 is shown in Figure 5.5, where the worst-case carrier-to-spur level due to
the phase truncation appears to be 48.08 dBc. Since M >> 2 for this case, the expected worst-
case carrier-to-spur value is 48.16 dBc (5.26), which agrees closely. The number of spurs in the
figures is 15, from (5.8). The DFT spectrum for the second frequency case of ∆P = 1121 is
shown in Figure 5.6. As predicted, since GCD (∆P, 2j) = 1 for this case as well, the worst-case
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Figure 5.8. Transfer functions represented
by the "bow", "S", and "triple-S" curves
have the same INL measurement but a dif-
ferent frequency-domain effect.


	 








	

 









 

!

"
#

$%
&






'




(




 



)
&

*
Figure 5.9. The true D/A-converter output spec-
trum includes not only quantization noise and
images, but also harmonics, spurious distortion
and clock feedthourgh.
Figure 5.10. Glitch impulse and settling
time.
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carrier-to-spur level is unchanged and only the position of the spurs has been permutated.
5.4 D/A-Converter Errors
In high-speed and high-resolution (>10 bits, >50 MHz) DDSs, most of the spurs are generated
less by digital errors (truncation or quantization errors), and more by analog errors in the D/A
converter and the lowpass filter such as clock feedthrough, intermodulation, and glitch energy.
The specifications of the D/A-converter are studied in detail because the D/A-converter is the
critical component. Figure 5.7 illustrates an ideal and an actual transfer function for a 3-bit
D/A-converter. Manufacturers typically specify offset, gain error, differential and integral non-
linearity (DNL and INL) as approximations to this transfer function [Beh93]. The offset error,
the gain error, INL and DNL are defined as static specifications. The output offset is usually de-
fined as a constant DC offset in the transfer curve. The gain defines the full-scale output of the
converter in relation to its reference circuit [Buc92]. The DNL is typically measured in the
LSBs as the worst-case deviation from an ideal LSB step between adjacent code transitions. It
can be a negative or a positive error. The D/A-converters, which have a DNL specification of
less than -1 LSB, are not guaranteed to be monotonic. The INL is measured as the worst devia-
tion from a straight-line approximation to the D/A-converter transfer function. Like the DNL
specification, the INL measurement is a worst-case deviation. It does not indicate how many
D/A-converter codes reach this deviation or in which direction away from the best straight line
the deviation occurred. Figure 5.8 illustrates how this specification might be misinterpreted.
Each of the curves represents a transfer curve having the same INL measurement but a different
effect in the frequency domain. For example, the function corresponding to the "bow" in the
INL curve will introduce a second-harmonic distortion, while the symmetrical "S curve" will
tend to introduce a third-harmonic distortion. The SFDR specification defines the difference in
the power between the signal of interest and the worst-case (highest) power of any other signal
in the band of interest, Figure 5.9.
The AC specifications are settling time, output slew rate, and glitch impulse. The settling time
should be measured as the interval from the time the D/A-converter output leaves the error band
around its initial value to settling within the error band around its final value. The slew rate is a
rate at which the D/A output is capable of changing [Zav88b]. A difference between a rising
and falling slew rate produces spurious distortion. The glitch impulse, often considered an im-
portant key in DDS applications, is simply a measure of the initial transient response (over-
shoot) of the D/A-converter between the two output levels, Figure 5.10. The glitches become
more significant as the output frequency increases [Sau93]. It is assumed that the glitch occurs
only in one code transition. When the output frequency is low, there are many samples per the
output cycle; and the glitch energy compared with the signal energy is low. When the output
frequency is high, there are few samples per output cycle (example 000, 100, 000...). Conse-
quently, the D/A-converter spurious content can be expected to degrade at higher frequencies.
Of course there are high output frequencies, where the ’bad samples’ do not occur. Transients
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can cause ringing on the rising and/or falling edges of the D/A converter output waveform.
Ringing tends to occur at the natural resonant frequency of the circuit involved and may show
up as spurs in the output spectrum.
The anomalies in the output spectrum, such as the INL and DNL errors of the D/A converter,
glitch energy associated with the D/A converter, and clock feed-through noise, will not follow
the sin(X)/X roll-off response (see (2.5)). These anomalies will appear as harmonics and spuri-
ous energy in the output spectrum. The noise floor of the DDS is determined by the cumulative
combination of substrate noise, thermal noise effects, ground coupling, and a variety of other
sources of low-level signal corruption.
Various techniques have been used to attain full n-bit static linearity for n-bit D/A converters.
These techniques have included sizing the devices appropriately for intrinsic matching, and
utilization of certain layout techniques [Bas98], [Pla99], trimming [Mer94], [Tes97], calibration
[Gro89], and dynamic element matching/averaging techniques [Moy99]. The static linearity is
in general a prerequisite for obtaining a good dynamic linearity. For high-speed and high-
resolution applications (>10 bits, >50 MHz), the current source switching architecture is pre-
ferred since it can drive a resistive load directly without the need for a voltage buffer. The dy-
namic performance of the current-switched D/A converter is degraded as the output frequency
increases in Figure 9.12. There are several causes for this behavior; the major ones are summa-
rized below.
1) Code-dependent settling time constants: The time constants of the MSB’s, and LSB’s are
typically not proportional to the currents switched.
2) Code-dependent switch feedthrough: This results from the signal feedthrough across
switches not being sized proportionately to the currents they are carrying, and therefore
shows up as code-dependent glitches at the output.
3) Timing skew between current sources: Imperfect synchronization of the control signals of
the switching transistors will cause dynamic non-linearities [Bas98]. Synchronization
problems occur both because of delays across the die and because of improperly matched
switch drivers. Thermometer decoding can make the time skew worse because of the larger
number of segments [Mer94].
4) Major carry glitch: This can be minimized by thermometer decoding, but in higher resolu-
tion designs, where full thermometer decoding is not practical, it cannot be entirely elimi-
nated [Lin98].
5) Current source switching: Voltage fluctuations occur at the internal switching nodes of the
sources of the switching devices [Bas98]. Since the size of the fluctuation is not propor-
tional to the size of the currents being switched, it again gives rise to a non-linearity.
6) On-chip passive analog components: Drain/source junction capacitances are non-linear; on-
chip analog resistors also exhibit non-linear voltage transfer characteristics. These devices
therefore cause dynamic non-linearities when they occur in analog signal paths.
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7) Mismatch considerations: Device mismatch is usually considered in discussions of static
linearity, but it also contributes to dynamic non-linearity because switching behavior is de-
pendent on switch transistor parameters such as threshold voltage and oxide thickness.
These differ for devices at different points on the die [Pel89], [Ste97], introducing code de-
pendencies in the switching transients.
Alternatives to the current mode D/A converter have been proposed in the literature (for exam-
ple, [Kha99]), but they are limited by the use of op-amps and/or low-impedance followers as
output buffers. OP-amps introduce several dynamic non-linearities of their own, owing to their
non-linear transconductance transfer functions (slew limiting in the extreme case). High-gain
op-amps connected in feedback configurations also require buffers to drive lower impedance re-
sistive loads. Buffers introduce further distortion, due to factors such as signal dependence of
the bias current in the buffer devices and non-linear buffer output resistance.
One conceptual solution to the dynamic linearity problem is to eliminate the dynamic non-
linearities of the D/A converter, all of which are associated with the switching behavior, by
placing a track/hold circuit at the D/A converter output. The track/hold would hold the output
constant while the switching is occurring, and track once the output has settled to their dc value.
Thus, only the static characteristics of the D/A converter would show up at the output, and the
dynamic ones would be attenuated or eliminated. The problem with this approach is that the
track/hold circuit in practice introduced dynamic non-linearities of its own. A different ap-
proach, employing a return-to-zero (RZ) circuit at the output, is proposed in [Bug99]. The out-
put stage implements a RZ action, which tracks the D/A converter once it has settled and then
returns to zero. The problems of this approach are: large voltage steps cause extreme jitter sen-
sitivity, large steps cause problems for the analog lowpass filter, and the output range (after fil-
tering) is reduced by a factor of 2. To remedy these problems, current transients are sampled to
an external dummy resistor load RD, and settled current to external output resistor loads RP and
RN, by multiplexing two D/A converters [Bal87], as shown in Figure 13.15. The two D/A con-
verters are sampled sequentially at half clock rate.
A problem inherent in mixed signal chips is switching noise. To minimize the coupling of the
switching noise from the digital logic to the D/A converter output, the power supplies of the
digital logic and the analog part are routed separately. To reduce the supply ripples further, ad-
ditional supply and ground pins are used to reduce the overall inductance of packaging. On-chip
decoupling capacitors are used to reduce the ground bounce in the digital part. A source of
noise injection into the substrate exists since the digital power/ground supply is common to the
substrate power/ground tie in cell libraries. To remedy this problem, a separate clean digital
substrate power/ground line should be routed to all digital circuits in addition to the regular
noisy power/ground supply. However this is not usually possible when standard cell libraries
are used. In the D/A converter the current source and switch transistors (see Figure 12.4) should
be put in the separate wells. The cell libraries of conventional (single-ended) static and dynamic
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CMOS cells should be converted into differential implementations, which tend to generate sub-
stantially less switching noise. If the substrate is low ohmic, then the most efficient way to de-
crease the noise coupling through the substrate is to reduce the inductance in the substrate bias
[Su93]. If the substrate is high ohmic, then separate guard rings and physical separation appear
to be effective ways of decreasing the noise coupling to the analog output through the substrate
[Su93]. A low inductance biasing increases the effectiveness of the guard rings [Su93]. The
D/A converter should be implemented with a differential design, which results in reduced even-
order harmonics and provides common-mode rejection to disturbances. Disturbances connected
to the external bias should be filtered out on-chip with a low-pass filter.
Many mixed signal designs include one and more high frequency clocks on the chip. It is not
uncommon for these clock signals to appear at the D/A-converter output by means of capacitive
or inductive coupling. Any coupling of the clock signals into the D/A-converter output will re-
sult in spectral lines at the frequencies of the inferring clock signals. The feedthrough of data
transitions to the D/A-converter output also adds to the frequency content of the output spec-
trum. Another possibility is that the clock signal is coupled to the D/A-converter’s sample
clock. This causes the D/A-converter output signal to be modulated by the clock signal. Proper
layout and fabrication techniques are the only insurance against these forms of spurious con-
tamination. These effects are also often related to the test circuit layout, and can be minimized
with good layout techniques [McC91a]. Therefore, the only reliable method for obtaining
knowledge about the spectral purity is to have the D/A-converter characterized in the labora-
tory.
5.5 Phase Noise of DDS Output
Leeson has developed a model that describes the origins of phase noise in oscillators [Lee66],
and since it closely fits experimental data, the model is widely used in describing the phase
noise of the oscillators [Roh83], [Man87]. In the model the clock signal (oscillator output) is
phase modulated by a sine wave of frequency fm
),sincos()( ttty mclkclk ωβω += (5.43)
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Figure 5.11. Typical phase noise sidebands of an oscillator.
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ωclk is the clock frequency of DDS, β is the maximum value of the phase deviation, ωm is the
offset frequency. The spectrum of the clock signal is shown in Figure 5.11.
The frequency of the clock signal is
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The DDS could be described as a frequency divider, and so the output frequency of the DDS is
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where j is the word length of the DDS phase accumulator, ∆P is the phase increment word, N is
the division ratio. The phase of the DDS output is
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and the DDS output is
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Comparing (5.43) and (5.47), the modulation index is changed from β to β/N, but the offset fre-
quency is not changed. The spectrum of the DDS clock is given by inspection from the equiva-
lent relationship
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where Ji(β) are Bessel functions of the first kind. The spectrum of the DDS output is given by
inspection from the equivalent relationship
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The relative power of the DDS output phase noise at offset iωm is from (5.48) and (5.49)
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If β << 1, then J0(β) ≈ 1, J0(β/N) ≈ 1, J1(β) ≈ β/2, J1(β/N) ≈ β/(2N) and Ji(β) ≈ 0 (i = 2, 3...), and
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From the above equation the relative power level of the DDS output phase noise depends on the
ratio between the output frequency and clock frequency. The output signal will exhibit the im-
proved phase noise performance
).(log20 10
out
clk
clk f
f
n ×− (5.52)
The DDS circuitry has a noise floor, which at some point will limit this improvement. An out-
put phase noise floor of -160 dBc/Hz is possible, depending on the logic family used to imple-
ment the DDS [Qua90]. The frequency accuracy of the clock is propagated through the DDS
[Qua90]. Therefore, if the clock frequency is 0.1 PPM higher than desired, the output frequency
will be also higher by 0.1 PPM.
Figure 9.14 shows the spectrum of the clock source at 150 MHz. Figure 9.15 shows the spec-
trum of 15 MHz output sine wave, where the clock frequency is 150 MHz. The relative phase
noise level should improve by 20 dB (20×log10(10)) (5.52). The relative power level of the
phase noise at the offset of 130 kHz from the carrier is about 42.5 dBc in Figure 9.14 and 64.2
dBc in Figure 9.15. The relative improvement in the close-in phase noise agrees with the theory.
5.6 Post-filter Errors
The sixth source of noise at the DDS output is the post-filter, e
F
, which is needed to remove the
high frequency sampling components. Since this post-filter is an energy storage device, the
problem of the response time arises. The filter must have a very flat amplitude response and a
constant group delay across the bandwidth of interest so that the perfectly linear digital modu-
lation and frequency synthesis advantages are not lost. The output filter also affects the switch-
ing time of the DDS output.
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6. Blocks of Direct Digital Synthesizer
The DDS is shown in a simplified form in Figure 2.1. In this chapter the blocks of the DDS are
investigated: phase accumulator, phase to amplitude converter and filter. The D/A converter
was described in Section 5.4. The methods of accelerating the phase accumulator are described
in detail. Different sine memory compression and algorithmic techniques and their trade-offs
are investigated.
6.1 Phase Accumulator
In practice the phase accumulator circuit cannot complete the multi-bit addition in a short single
clock period, because of the delay caused by the carry bits rippling through the adder. In order
to provide the operation at higher clock frequencies, one solution is a pipelined accumulator
[Cho88], [Ekr88], [Gie89], [Lia97], shown in Figure 9.2. To reduce the number of the gate de-
lays per clock period, a kernel 4-bit adder is used in Figure 9.2, and the carry is latched between
successive adder stages. In this way the length of the accumulator does not reduce the maxi-
mum operating speed. To maintain the valid accumulator data during the phase increment word
transition, the new phase increment value is moved into the pipeline through the delay circuit.
All the bits of the input phase increment word must be delay equalized. The phase increment
word delay equalization circuitry is thus very large. The number of D-flip-flops (DFFs) needed
in this delay equalization is given by the formula [Che92]
,
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where B is the number of bits per pipelined stage, and PS is the number of the pipelined stages.
For example, in Figure 9.2, a 32-bit accumulator with 4-bit pipelined segments requires 144 D-
flip-flops for input delay equalization alone. These D-flip-flop circuits would impact the load-
ing of the clock network. To reduce the number of pipeline stages a carry increment adder
(CIA) in Section 10.4.1 and conditional sum adder in [Tan95b] are used. To reduce the cycle
time and size of pipeline stages further, the outputs of the adder and the D-flip-flops could be
combined to form “logic-flip-flop” (L-FF) pipeline stages [Yua89], [Rog96] (see Section
10.4.1); thereby their individual delays are shared, resulting in a shorter cycle time and smaller
area.
Pre-skewing latches with pipeline control are used to eliminate the large number of D-flip-flops
required by the input delay equalization registers [Che92], [Lu93], [Ert96]. The cost of this
simplified implementation is that the frequency can be updated only at fclk/PS, where PS is the
number of the pipelined stages.
The phase increment inputs to the phase accumulator are normally generated by a circuitry that
runs from a clock that is much lower in frequency than, and often asynchronous to, the DDS
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clock. To allow this asynchronous loading of the phase increment word, double buffering is
used at the input of the phase accumulator.
The output delay circuitry is identical to the input delay equalization circuitry, inverted so that
the low-order bits receive a maximum delay while the most significant bits receive the mini-
mum delay. In Figure 9.2 the data from the most significant 12 bits of the phase accumulator
are delayed in pipelined registers to reach the phase to amplitude converter with full synchroni-
zation. A hardware simplification is provided by eliminating the de-skewing registers for the
least significant j-k bits of the phase accumulator output. This is possible because only the k
most significant phase bits are used to calculate the sine function. The only output bits that have
to be delay equalized are those that form the address of the phase to amplitude converter.
The processing delay is from the time a new value is loaded into the phase register to the time
when the frequency of the output signal actually changes, and the pipeline latency associated
with frequency switching is 9 clock pulses, see Figure 9.2. In [Tho92] a look-ahead technique,
rather than pipelining, was incorporated into the phase accumulator to reduce the frequency-
tuning latency, but the phase increment word must be constant for four accumulator cycles for
this method. The use of parallel phase accumulators to attain a high throughput has been util-
ized in [Gol90], [Tan95b]. The phase accumulator could be accelerated by introducing a Resi-
due Number System (RNS) representation into the computation, and eliminating the carry
propagation from each addition [Chr95]. The conversion and the re-conversion to/from the RNS
representation reduces the gain in the computation speed.
The frequency resolution is from (2.2), when the modulus of the phase accumulator is 2j. Few
techniques have been devised to use a different modulus [Jac73], [Gol88], [McC91b], [Gol96],
[Uus00]. The penalty of those designs is a more complicated phase address decoding [Gol96].
The benefit is a more exact frequency resolution (the divider is not restricted to a power of two
in (2.2)), when the clock frequency is fixed [Gol96]. For example, 10 MHz is the industry stan-
dard for electronic instrumentation requiring accurate frequency synthesis [McC91b]. To
achieve one hertz resolution in these devices, it is required to set the phase accumulator
modulus equal to 106 (decimal) [Jac73], [Gol88]. The modulus of the phase accumulator is not
necessarily a power of two or decimal in [McC91], [Uus00]. In this thesis the modulus of the
phase accumulator is 2j. The DDS is used to compensate the drifts of the local oscillator, so ex-
act frequency resolution is not known beforehand.
6.2 Phase to Amplitude Converter
The spectral purity of the conventional direct digital synthesizer (DDS) is also determined by
the resolution of the values stored in the sine table ROM. Therefore, it is desirable to increase
the resolution of the ROM. Unfortunately, a larger ROM storage means higher power consump-
tion, lower speed and greatly increased costs.
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The most elementary technique of compression is to store only π/2 rad of sine information, and
to generate the ROM samples for the full range of 2π by exploiting the quarter-wave symmetry
of the sine function. After that, methods of compressing the quarter-wave memory include: a
trigonometric identity, Nicholas’ method, the Taylor series or the CORDIC algorithm. A differ-
ent approach to the phase-to-sine-amplitude mapping is the CORDIC algorithm, which uses an
iterative computation method. The costs of the different methods are an increased circuit com-
plexity and distortions that will be generated, when the methods of memory compression are
employed. Because the possible number of generated frequencies is large, it is impossible to
simulate all of them to find the worst-case situation. If the least significant bit of the phase ac-
cumulator input is forced to one, then only one simulation is needed to determine the worst-case
carrier-to-spur level (see Section 5.3). In this chapter 14-bit phase to 12-bit amplitude mapping
is investigated. This mapping is used in the multi-carrier GMSK modulator in Chapter 13. The
results are only valid for these requirements. Some examples of commercial circuits using the
above methods are also presented.
A non-linear D/A-converter is used in the place of the sine ROM look-up table for the phase-to-
sine amplitude conversion and linear D/A converter [Bje91], [Mor99]. The drawback of this
technique is that the digital amplitude modulation cannot be incorporated into the DDS. In this
thesis the aim is to design a QAM modulator which is based on the phase and amplitude modu-
lation. Phase errors in an analog quadrature modulator could be compensated by the phase pre-
distortion [Jon91], which is accomplished by adding a phase offset to the digital quadrature
data. This is not possible in the non-linear D/A converter. So this technique is beyond the scope
of this thesis.
6.2.1 Exploitation of Sine Function Symmetry
A well-known technique is to store only π/2 rad of sine information, and to generate the sine
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Figure 6.1. Logic to exploit quarter-wave symmetry.
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look-up table samples for the full range of 2π by exploiting the quarter-wave symmetry of the
sine function. The decrease in the look-up table capacity is paid for by the additional logic nec-
essary to generate the complements of the accumulator and the look-up table output.
The details of this method are shown in Figure 6.1. The two most significant phase bits are used
to decode the quadrant, while the remaining k-2 bits are used to address a one-quadrant sine
look-up table. The most significant bit determines the required sign of the result, and the second
most significant bit determines whether the amplitude is increasing or decreasing. The accu-
mulator output is used "as is" for the first and third quadrants. The bits must be complemented
so that the slope of the saw tooth is inverted for the second and fourth quadrant. As shown in
Figure 6.1, the sampled waveform at the output of the look-up table is a full, rectified version of
the desired sine wave. The final output sine wave is then generated by multiplying the full wave
rectified version by -1 when the phase is between π and 2π.
In most practical DDS digital implementations, numbers are represented in a 2’s complement
format. Therefore 2’s complementing must be used to invert the phase and multiply the output
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Figure 6.2. ½ LSB phase offset is introduced in all phase addresses. In this case ½ LSB corre-
spond π/16. The 1/2 LSB phase offset is added to all the sine look-up table samples. In this fig-
ure it is shown, that 1's complementor maps the phase values to the first quadrant without error.
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of the look-up table by -1. However, it can be shown that if a 1/2 LSB offset is introduced into a
number that is to be complemented, then a 1’s complementor may be used in place of the 2’s
complementor without introducing error [Nic88], [Rub89]. This provides savings in hardware
since a 1’s complementor may be implemented as a set of simple exclusive-or gates. This 1/2
LSB offset is provided by choosing look-up table samples such that there is a 1/2 LSB offset in
both the phase and amplitude of the samples [Nic88], [Rub89], as shown in Figure 6.2 and
Figure 6.3. In Figure 6.2, the phase offset must be used to reduce the address bits by two. If
there is no phase offset, 0 and π/2 have the same phase address, and one more address bit is
needed to distinguish these two values.
6.2.2 Compression of Quarter-Wave Sine Function
In this section the quarter-wave memory compression is investigated. The width of the sine
look-up table is reduced before taking advantage of the quadrant symmetry of the sine function
(see Figure 6.1). First, a sine-phase difference algorithm will be presented. This algorithm is
used in all the subsequent compression techniques except for the CORDIC algorithm. The com-
pression techniques are a trigonometric approximation, the so-called Nicholas’ architecture, the
Taylor series method and the CORDIC algorithm. For each method, the total compression ratio,
the size of memory, the worst-case spur level and additional circuits are presented in Table 6.1.
The amplitude values of the quarter-wave compression could be scaled to provide an improved
performance in the presence of amplitude quantization [Nic88]. The optimization of the value
scaling constant provides only a negligible improvement in the amplitude quantization spur
level, so it is beyond scope of this work.
6.2.2.1 Sine-Phase Difference Algori thm
Compression of the storage required for the quarter-wave sine function is obtained by storing
the function
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Figure 6.4. Sine-phase difference algorithm.
53
2 bits of amplitude in the storage of the sine function are saved [Nic88]. The penalty for this
storage reduction is the introduction of an extra adder at the output of the look-up table to per-
form the operation
.)
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sin( PPP +
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−
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The reduction could be increased by storing function [sin(πP/2) - rP], where r is greater than 1
[Lia97].  For example, the word length of the sine LUT in the quadrature DDS [Tan95a] could
be shortened by 4 bits, when the sine LUT stores [sin(πP/2) - 1.375P] within [0, π/4] [Lia97].
The trade-off is three adders at the output of the sine LUT to perform the operation ([sin(πP/2)-
1.375P] + 1.375P).
6.2.2.2 Modified Sunderland Architecture
The original Sunderland technique is based on simple trigonometric identities [Sun84]. There
are two modifications to the original Sunderland paper. After this paper was published, a
method for performing the two’s complement negation function with only an exclusive-or was
published, which does not introduce errors, when reconstructing a sine wave [Nic88], [Rub89].
This method works by introducing the 1/2-LSB offsets into the phase and amplitude of the sine
ROM samples as described in Section 6.2.1. The sine-phase difference algorithm was also pub-
lished after the Sunderland’s paper [Sun84].
The phase address of the quarter of the sine wave is decomposed to P = a + b + c, with the word
lengths of the variables being a → A, b → B, and c → C. In Figure 6.5, the twelve phase bits
are divided into three 4-bit fractions such that a < 1, b < (2-4), c < (2-8). The desired sine func-
tion is given by
 12 9
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Figure 6.5. Block diagram of the modified Sunderland architecture for quarter-wave sine func-
tion compression.
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Given the relative sizes of a, b, and c, this expression can be approximated by
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The approximation is improved by adding the average value of b to a in the second term. The
trigonometric approximation in (6.6) produces a sine approximation error ((6.5) – (6.6)):
.))(
2
cos())(
2
cos()
2
sin(1)
2
cos())(
2
sin(
_



+−++


−+ babaccba πππππ (6.7)
Replacing sin(πc/2) and cos(πc/2) by the first term of their Taylor series, the approximation er-
ror is
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Since the upper limit of sine is 1, and b is much smaller than 1, the following upper estimate de-
fines the accuracy:
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In Figure 6.5 the twelve phase bits are divided into 4 bit fractions, and the estimated accuracy is
0.0003 (6.9). The size of the upper memory is reduced by the sine difference algorithm. The ac-
cess time of the upper memory is more critical due to its larger size. In Figure 6.5 the coarse
ROM provides low resolution phase samples, and the fine ROM gives additional phase resolu-
tion by interpolating between the low resolution phase samples.
6.2.2.3 Nicholas’ Architecture
An alternative methodology for choosing the samples to be stored in the ROMs is based on nu-
merical optimization [Nic88]. The phase address of the quarter of the sine wave is defined as P
= a + b + c, where the word length of the variable a is A, the word length of b is B, and of c is
C. The variables a, b form the coarse ROM address, and the variables a, c form the fine ROM
address. In Figure 6.6 the coarse ROM samples are represented by the dot along the solid line,
and the fine ROM samples are chosen to be the difference between the value of the "error bars"
directly below and above that point on the solid line. In Figure 6.6 the function is divided into 4
regions, corresponding to a = 00, 01, 10, and 11. Within each region, only one interpolation
value may be used between the error bars and the solid line for the same c values. The interpo-
lation value used for each value of c is chosen to minimize either the mean square or the maxi-
mum absolute error of the interpolation within the region [Nic88]. Further storage compression
is provided by exploiting the symmetry in the fine ROM correction factors, Figure 6.6. If the
coarse ROM samples are chosen in the middle of the interpolation region, then the fine ROM
samples will be approximately symmetric around the c = (2C - 1)/2 point (C is the word length
55
of the variable c). Thus, by using an adder/subtractor instead of an adder to sum the coarse and
fine ROM values, the size of the fine ROM may be halved. Some additional complexity must be
added to the adder/subtractor control logic if this technique is used with the sine-phase differ-
ence algorithm, since the slope of the function in equation (6.2) changes sign at a non symmetry
point between 0 and π/2 on the x-axis. For example, the digital logic required to perform this
can be accomplished with less than four logic gates for the 13-bit phase case [Nic88]. Since the
fine ROM is generally not in the critical speed path, the effective resolution of the fine ROM
may be doubled, rather than halving the ROM. It allows the segmentation of the compression
algorithm to be changed, effectively adding an extra bit of phase resolution to the look-up table,
which thereby reduces the magnitude of the worst-case spur due to phase accumulator trunca-
tion.
Computer simulations determined that the optimum partitioning of the ROM address word
lengths to provide a 13-bit phase resolution was A = 4, B = 4, and C = 5, using the notation in
Figure 6.7, [Nic88]. The simulations showed that the mean square criterion gives better total
spur level than the maximum absolute error criterion in this segmentation. The architecture for
sine wave generation employing this look-up table compression technique is shown in Figure
6.7. The amplitude values of the coarse and fine ROMs could be scaled to provide an improved
performance in the presence of amplitude quantization [Nic88]. The optimization of the value
scaling constant provides only a negligible improvement in the amplitude quantization spur
level, so it is beyond the scope of this thesis.
In a modified version of the above architecture the symmetry in the fine ROM samples is not
utilized [Tan95a], so the extra bit of the phase resolution to the ROM address is not achieved.
Therefore, the modified Nicholas architecture uses a 14-to-12-bit instead 15-to-12-bit phase to
00 01 10 11a
00 01 10 11 00 01 101110c
b
a
10 11
11
fine rom
sample 2
fine rom
sample 1
fine rom
sample 4
fine rom
sample 3
c = (2C - 1)/2
}}
Figure 6.6. Fine ROM samples are used to interpolate a higher phase resolution function from
the coarse samples, and the symmetry in the fine ROM samples around the 2/)12( C −=c
point. Here C = 2.
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amplitude mapping in this case. Some hardware is saved, because an adder instead of an ad-
der/subtractor is used to sum the coarse and fine ROM values, and the adder/subtractor control
logic is not needed. The difference between the modified Nicholas architecture and the modi-
fied Sunderland architecture is that the samples stored in the sine ROM are chosen using the
numerical optimization in the modified Nicholas architecture.
The IC realization of the Nicholas architecture is presented in [Nic91], where a CMOS chip has
the maximum clock frequency of 150 MHz. Analog Devices has also used this sine memory
compression method in their CMOS device, which has the output word length of 12 bits and
100 MHz clock frequency [Ana94]. The IC realization of the modified Nicholas architecture is
presented in [Tan95a], where the CMOS quadrature digital synthesizer operates at a 200 MHz
clock frequency. The modified Nicholas architecture has also been used in [Tan95b], where a
CMOS chip has four parallel ROM tables to achieve four times the throughput of a single DDS.
The chip that uses only one ROM table has the clock frequency of 200 MHz [Tan95a]. Using
the parallel architecture with four ROM tables, the chip attains the speed of 800 MHz [Tan95b].
6.2.2.4 Taylor Series Approximation
The phase address “P” is divided into the upper phase address "u" and the lower phase address
"P-u" [Wea90a], [Bel00]. The Taylor series is performed around the upper phase address (u)
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where kn represents a constant used to adjust the units of each series term. The adjustment in
units is required because the phase values have angular units. Therefore it is necessary to have a
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Figure 6.7. Sine function generation logic of Nicholas' architecture.
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conversion factor kn, which includes a multiple of π/2 to compensate for the phase units. The
remainder is
[ ].,where,
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Since sine and cosine both have upper limits of 1, the following upper estimate defines the ac-
curacy:
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Figure 6.8. Taylor series approximation for the quarter sine converter.
DAC INPUT
 THIRD TERM + SECOND TERM
11 10  9  8  7  6  5  4  3   2   1   0
10  9  8  7  6  5  4  3  2   0  1
FIRST TERM 13 12 11 10  9  8  7   6   5   4   3   2   1   0
THIRD TERM  3  2  1  0
SECOND TERM  9  8  7  6  5  4  3  2  1   0
LSBMSB
Figure 6.9. Relative bit positions of multi-bit data words used in implementing the circuit of
Figure 6.8.
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The Taylor series (6.10) is approximated in Figure 6.8 by taking three terms. While additional
terms can be employed, their contribution to the accuracy is very small as shown in Figure 6.9
and, therefore, of little weight in this application. The estimated accuracy is 0.0000025 (6.12).
Other inaccuracies present in the operation of current DDS designs override the finer accuracy
provided by successive series terms. The seven most significant bits of the input phase are se-
lected as the upper phase address "u" which is transferred simultaneously to a sine ROM and a
cosine ROM as address signals as shown in Figure 6.8. The output of the sine ROM is the first
term of the Taylor series and is transferred to a first adder, where it will be summed with the
remaining terms involved. The size of the sine ROM is reduced by the sine difference algo-
rithm. The output of the cosine ROM is configured to incorporate the predetermined unit con-
version value k1. The cosine ROM output is the first derivative of the sine. The least significant
bits (P-u) are multiplied by the output of the cosine ROM to produce the second term. The third
term is computed in a ROM by combining the second derivative of sin((πu)/2) and the square of
the lower phase address "P-u". This is done by selecting the upper bits of "P-u" and "u" values
as a portion of the address for the ROM. This is possible since the last term only roughly con-
tributes 1/4 LSB to the D/A-converter input, as shown in Figure 6.9. As with the cosine ROM,
the unit conversion factor is included in the values stored in the ROM. The third term ROM
output is combined with the multiplier output in a second adder, and subsequently combined
with the first term ROM output in the first adder.
QUALCOMM has used the Taylor series approximations in their device, which has the output
word length of 12 bits and 50 MHz clock frequency [Qua91a]. The DDS is realized with a
CMOS technology, which in part limits the speed.
6.2.2.5 Using CORDIC Algorithm as  a Quarter Sine Wave Generator
The CORDIC algorithm performs vector coordinate rotations by using simple iterative shifts
and add/subtract operations, which are easy to implement in hardware [Vol59]. The details of
the CORDIC algorithm are presented in Chapter 4. If the initial values are chosen to be I0 = 1
and Q0 = 0 then P0 is formed using the remaining k-2 bits of the phase register value from the
DDS. From (4.8) the result will be
,
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where Pn is the angle approximation error.
If the initial values are chosen to be I0 = 1/Gn, Q0 = 0, and P0 is the remaining k-2 bits of the
phase register value from the DDS, then there is no need for a scaling operation after the COR-
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DIC iterations. The amplitude of the output waveform could be modulated by changing the
scaling factor. The value of In may then be transferred to an appropriate D/A-converter. The ar-
chitecture for quarter sine wave generation employing this technique is shown in Figure 6.10.
The hardware costs of CORDIC and ROM based phase to amplitude converters were estimated
in FPGA, which shows that the CORDIC based architecture becomes better than the ROM
based architecture when the required accuracy is 9 bits or more [Par00]. The CORDIC algo-
rithm is also effective for solutions where quadrature mixing is performed (see Chapter 12). The
conventional quadrature mixing requires four multipliers, two adders and sine/cosine memories
(see Figure 2.4). It replaces sine/cosine ROMs, four multipliers and two adders.
For example the GEC-Plessey I/Q splitter has a 20 MHz clock frequency with a 16-bit phase
and amplitude accuracy [GEC93], and Raytheon Semiconductor’s DDS has 25 MHz clock fre-
quency with 16-bit phase and amplitude accuracy [Ray94].
6.2.3 Simulation
A computer program (in Matlab) has been created to simulate the direct digital synthesizer in
Figure 2.1. The memory compression and algorithmic techniques have been analyzed with no
phase truncation (the phase accumulator length = the phase address length), and the spectrum is
calculated prior to the D/A-conversion. The number of points in the DDS output spectrum de-
pends on ∆P (phase increment word) via the greatest common divisor of ∆P and 2j (GCD(∆
P,2j)) (2.4). Any phase accumulator output vector can be formed from a permutation of another
output vector regardless of the initial phase accumulator contents, when GCD(∆P,2j) = 1 for all
values of ∆P (see Section 5.3). A permutation of the samples in the time domain results in an
identical permutation of the discrete Fourier transform (DFT) samples in the frequency domain
(see Section 5.3). This means that the spurious spectrum due to all system non-linearities can be
generated from a permutation of another spectrum, when GCD(∆P,2j) = 1 for all ∆P, because
each spectrum will differ only in the position of the spurs and not in the magnitudes. When the
least significant bit of the phase accumulator input is forced to one, it causes all of the phase ac-
cumulator output sequences to belong to the number theoretic class GCD(∆P,2j) = 1, regardless
of the value of ∆P. Only one simulation need to be performed to determine the value of the
worst-case spurious response due to system non-linearities. The number of samples has been
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Figure 6.10. CORDIC rotator for a quarter sine converter.
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chosen (an integer number of cycles in the time record) so that problems of leakage in the fast
Fourier transform (FFT) analysis can be avoided and unwindowed data can be used. The FFT
was performed over the output period (2.4). The size of the FFT was 16384 points.
6.2.4 Summary of Memory Compression and Algorithmic Techniques
Table 6.1 comprises the summary of memory compression and algorithmic techniques. Table
6.1 shows how much memory and how many additional circuits are needed in each memory
compression and algorithmic technique to meet the spectral requirement for the worst case spur
level, which is about -85 dBc due to the sine memory compression. In the DDS, most spurs are
normally not generated by digital errors but rather by the analog errors in the D/A-converter.
The spur level (-85 dBc) from the sine memory compression is not significant in DDS applica-
tions because it will stay below the spur level of a high speed 12-bit D/A-converter [Bas98].
Unlike in Section 6.2.2.4, two terms are used for the Taylor series approximation in Table 6.1.
Therefore, all memory compression and algorithmic techniques in Table 6.1 are comparable
with almost the same worst case spur. In Table 6.1 the modified Nicholas architecture [Tan95a]
is used and therefore the compression ratio and the worst-case spur level are different from that
in the Nicholas architecture [Nic88]. The difference between the modified Nicholas architecture
Table 6.1. Memory compression and algorithmic techniques with the worst-case spur level
due to the sine memory compression specified to be about –85 dBc.
Method Needed
ROM
Total
compres-
sion ratio
Additional
Circuits (not
include quar-
ter and sine
difference
logic)
Worst case
Spur (be-
low car-
rier)
Comments
Uncompressed
memory
214 × 12 bits 1 : 1 - -97.23
 dBc
Reference
Mod. Sunder-
land architecture
28 × 9 bits
28 × 4 bits
59 : 1 Adder -86.91
 dBc
Simple
Mod. Nicholas
architecture
28 × 9 bits
28 × 4 bits
59 : 1 Adder -86.81
 dBc
Simple
Taylor series
approximation
with two terms
27 × 9 bits  †
27 × 5 bits ††
110 : 1 Adder
Multiplier
-85.88
dBc
Need mul-
tiplier
CORDIC algo-
rithm
_ _ 14 pipelined
stages, 18-bit
inner word
length
-84.25
 dBc
Much com-
putation
† The first term ROM size, which is reduced by the sine difference algorithm.
†† The cosine ROM size.
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and the modified Sunderland architecture is that the samples stored in the sine ROM are chosen
according to the numerical optimization in the modified Nicholas architecture. In the 14-to-12-
bit phase-to-amplitude mapping the numerical optimization gives no benefit, because the modi-
fied Sunderland architecture and the modified Nicholas architecture give almost the same spur
levels.
6.3 Filter
There are many classes of filters that exist in literature. However, for most applications the field
can be narrowed down to three basic filter families. Each is optimized for a particular charac-
teristic in either the time or frequency domain. The three filter types are the Chebyshev, Gaus-
sian, and Legendre families of responses [Zve67]. Filter applications that require fairly sharp
frequency response characteristics are best served by the Chebyshev family of responses. How-
ever, it is assumed that ringing and overshoot in the time domain do not present a problem in
such applications.
The Chebyshev family can be subdivided into four types of responses, each with its own special
characteristics. The four types are the Butterworth response, the Chebyshev response, the in-
verse Chebyshev response, and elliptical response.
The Butterworth response is completely monotonic. The attenuation increases continuously as
the frequency increases: i.e. there are no ripples in the attenuation curve. Of the Chebyshev
family of filters, the passband of the Butterworth response is the flattest. Its cut-off frequency is
identified by the 3dB attenuation point. Attenuation continues to increase with frequency, but
the rate of attenuation after cut-off is rather slow.
The Chebyshev response is characterized by attenuation ripples in the passband followed by
monotonically increasing attenuation in the stopband. It has a much sharper passband to stop-
band transition than the Butterworth response. However, the cost for the faster stopband roll-off
is ripples in the passband. The steepness of the stopband roll-off is directly proportional to the
magnitude of the passband ripples; the larger the ripples, the steeper the roll-off.
The inverse Chebyshev response is characterized by monotonically increasing attenuation in the
passband with ripples in the stopband. Similar to the Chebyshev response, larger stopband rip-
ples yields a steeper passband to stopband transition.
The elliptical response offers the steepest passband to stopband transition of any of the filter
types. The penalty, of course, is attenuation ripples, in this case both in the passband and stop-
band.
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The images of the D/A converter output must be removed by the low-pass filter, otherwise there
will be in-band intermodulation products after up-conversion mixing in Figure 10.1. The low-
pass filter requirements are a cut-off frequency of 50 MHz, a stopband attenuation of more than
60 dB, a passband ripple of 0.5 dB and a stopband edge of 100 MHz. The sharp transition of
this low-pass filter requires a sharp cut-off filter. Therefore, a fifth-order elliptic filter is re-
quired [Zve67]. The other filter types require even higher orders, as listed in Table 6.2.
Table 6.2. Low-pass filter order.
Type Order
Elliptic 5
Chebyshev 7
Butterworth 12
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7. Spur Reduction Techniques in Sine Output Direct Digital Synthesizer
The drawback of the direct digital synthesizer (DDS) is the high level of spurious frequencies
[Rei93]. In this chapter we only concentrate on the spurs that are caused by the finite word
length representation of phase and amplitude samples. The number of words in the ROM (phase
to amplitude converter) will determine the phase quantization error, while the number of bits in
the digital-to-analog converter (D/A-converter) will affect amplitude quantization. Therefore, it
is desirable to increase the resolution of the ROM and D/A-converter. Unfortunately, larger
ROM and D/A-converter resolutions mean higher power consumption, lower speed, and greatly
increased costs. Memory compression techniques could be used to alleviate the problem, but the
cost of different techniques is an increase in circuit complexity and distortions (see Section 6.2).
Additional digital techniques may be incorporated in the DDS in order to reduce the presence of
spurious signals at the DDS output. The Nicholas modified phase accumulator does not destroy
the periodicity of the error sequences, but it spreads the spur power into many spur peaks
[Nic88]. Non-subtractive dither is used to reduce the undesired spurious components, but the
penalty is that the broadband noise level is quite high after dithering [Rei93], [Fla95]. To allevi-
ate the increase in noise, subtractive dither can be used in which the dither is added to the digi-
tal samples and subtracted from the DDS analog output signal [Twi94]. The requirement of
dither subtraction at the DDS output makes the method complex and difficult to implement in
practice. The novel spur reduction technique presented in this work uses high-pass filtered
dither [Car87], [Ble87], which has most of its power in an unused spectral region between the
band edge of the low-pass filter and the Nyquist frequency. After the DDS output has been
passed through the low-pass filter, only a fraction of the dither power will remain. From this
point of view the low-pass filtering is a special implementation of the dither subtraction opera-
tion.
An error feedback (EF) technique is used to suppress low frequency quantization spurs
[Lea91a], [Lea91b], [Laz94]. A novel tunable error feedback structure in the DDS is developed
in Section 7.4.2. The drawback of conventional EF structures is that the output frequency is low
with respect to the clock frequency, because the transfer function of the EF has zero(s) at DC.
In the proposed architecture the clock frequency needs only to be much greater than the band-
width of the output signal, whereas the output frequency could be any frequency up to some-
what below the Nyquist rate. The coefficients of the EF are tuned according to the output fre-
quency.
7.1 Nicholas’ Modified Accumula tor
This method does not destroy the periodicity of the error sequences, but it spreads the spur
power into many spur peaks [Nic88]. If GCD (∆P, 2j-k) is equal to 2j-k-1, the spur power is con-
centrated in one peak, see Figure 7.2. The worst case carrier-to-spur ratio is from (5.25)
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where k is the word length of the phase accumulator output used to address the ROM. If GCD
(∆P, 2j-k) is equal to 1, the spur power is spread over many peaks in Figure 7.3. Then the carrier-
to-spur ratio is approximately, from (5.26),
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Comparing (7.1) and (7.2) shows that the worst-case spur can be reduced in magnitude by 3.922
dB by forcing GCD (∆P, 2j-k) to be unity, i.e. by forcing the phase increment word to be rela-
tively prime to 2j-k. This causes the phase accumulator output sequence to have a maximal nu-
merical period for all values of ∆P, i.e. all possible values of the phase accumulator output se-
quence are generated before any values are repeated. In Figure 7.1 the hardware addition is to
modify the existing j-bit phase accumulator structure to emulate the operation of a phase accu-
mulator with a word length of j+1 bits under the assumption that the least significant bit of the
phase increment word is always one [Nic88]. It too has an effect of randomizing the errors in-
troduced by the quantizied ROM samples, because in a long output period the error appears as
“white noise” (5.32).
The disadvantage of the modification is that it introduces an offset of
12 +
= j
clk
offset
ff (7.3)
into the output frequency of the DDS. The offset will be small, if the clock frequency is low and
the length of the phase accumulator is long. If there is no phase truncation error in the original
samples (GCD (∆P, 2j) ≥ 2j-k), then this method will make the situation worse for the phase er-
ror. Therefore, it is good that this spur reduction method is optional, depending on the phase in-
crement word.
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Figure 7.2. Spur due to the phase truncation,
max. carrier-to-spur level 44.24 dBc (44.17
dBc (5.25) and (7.1)). There is a sea of am-
plitude spurs below the phase spur. The
simulation parameters: j = 12, k = 8, m = 10,
∆P = 264, fclk = 1 MHz, fout ≈ 64453 Hz.
Figure 7.3. Spurs due to the phase truncation,
max. carrier-to-spur level 48.08 dBc (48.16
dBc (5.26) and (7.2)). The simulation pa-
rameters same as Figure 7.2 but ∆P = 265,
fout ≈ 64697 Hz.
7.2 Non-subtractive Dither
In this section methods of reducing the spurs by rendering certain statistical moments of the to-
tal error statistically independent of the signal are investigated [Fla95]. In essence, the power of
the spurs is still there, but spreads out as a broadband noise [Rei93]. This broadband noise is
more easily filtered out than the spurs. In the DDS there are different ways to dither: some de-
signs have dithered the phase increment word [Whe83], the address of the sine wave table
[Jas87], [Zim92] and the sine-wave amplitude [Rei91], [Ker90], [Fla95] with pseudo random
numbers, in order to randomize the phase or amplitude quantization error.
The dither is summed with the phase increment word in the square wave output DDS [Whe83].
The technique could be applied for the sine output DDS (source 1 in Figure 7.4), too. It is im-
portant that the dither signal is canceled during the next sample, otherwise the dither will be ac-
cumulated in the phase accumulator and there will be frequency modulation. The circuit will be
complex due to the previous dither sample canceling, therefore this method is beyond the scope
of this work.
It is important that the period of the evenly distributed dither source (L) satisfies [Fla95]
,
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where Pmax is the maximum acceptable spur power, and ∆ is the step size for both the amplitude
and phase quantization. In this work first-order dither signals (evenly distributed) are consid-
ered. The use of higher-order dither accelerates spur reduction with the penalty of a more com-
plex circuit and higher noise floor [Fla93], [Fla95].
7.2.1 Non-subtractive Phase Dither
An evenly distributed random quantity zP(n) (source 2 in Figure 7.4) is added to the phase ad-
dress prior to the phase truncation. The output sequence of the DDS is given by
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where P(n) is a phase register value. The total phase truncation noise is
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where the phase truncation error varies periodically as
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and the period of the phase truncation error (M) is from (5.7).
Using small angle approximation
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where max(ε(n)) is 2-k. The number of bits, k, must be large enough to satisfy the small angle
assumption, typically, k ≥ 4. The total quantization noise will be examined by considering the
first two terms above, and then the second-order, O((max(ε(n)))2), effect.
7.2.2 First-Order Analysis
The total phase fluctuation noise will be proportional to eP(n) [Fla95], when the random value
zP(n) is added to the phase address before truncation to k-bits, as in Figure 7.5. The evenly dis-
tributed random quantity zP(n) varies in the range [0, 2j-k). If zP(n) is less than the quantity (2j-k -
eP(n)), then eP(n) + zP(n)) will be truncated to (0). The total phase truncation noise will be
)(-=(n) nePε (7.9)
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because there are (2j-k - eP(n)) values of zP(n) less than (2j-k - eP(n)), and there are 2j-k values of
zP(n). If zP(n) is equal to or greater than the quantity (2j-k - eP(n)), then (eP(n) + zP(n)) will be
truncated to (2j-k). The total phase truncation noise will be
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because there are eP(n) values of zP(n) which are equal to or greater than (2j-k - eP(n)).
 At all sample times n the first moment of the total phase truncation noise is zero
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The second moment of the total phase truncation noise is
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Two bounds are derived for the average value of the second moment (the power of the total
truncation noise) based on the period of the error term (M). In the first case GCD (∆P, 2j-k) is 2j-
k-1
 and M is 2 (5.7), and the average value of the sequence (7.14) reaches its minimum non-zero
value. The phase truncation error sequence is 0, 2j-k-1, 0, 2j-k-1, 0, 2j-k-1 … from (7.7). Then the
sequence (7.14) becomes
n
eP(n)
eP(n)
(2j-k - eP(n))
eP(n)
2j-k
  0
(j-k) is infinite
(j-k) is finite
eP(n+1)
Figure 7.5. Phase truncation errors.
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The average value of this sequence is
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In the second case GCD (∆P, 2j-k) is 1 and M is 2j-k (5.7), and the average value of the sequence
(7.14) reaches its maximum value. In this case the phase truncation error sequence takes on all
possible error values ([0, 2j-k)) before any is repeated. Then the average value of the sequence
(7.14) becomes
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Information about the spurs and noise in the power spectrum of x(n) is obtained from the auto-
correlation function. The autocorrelation of x(n) is [Fla95]
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Spectral information is obtained by averaging over time [Lju87], resulting in [Fla95]
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where [ ]mRee
_
 = Avgn(E{ε(n)ε(n+m)}), the time-averaged autocorrelation of the total quantiza-
tion noise. It should be remembered that, for any fixed time n, the probability distribution of
ε(n), a function of p(n), is determined entirely by the outcome of the dither signal z(n). When
z(n) and z(n+m) are independent random variables for non-zero lag m, ε(n) and ε(n+m) are also
independent for m ≠ 0, and hence ε(n) is spectrally white. In this case, the autocorrelation be-
comes [Fla95]
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where δ(m) is the Kronecker delta function (δ(0) = 1, δ(m) = 0, m ≠ 0).
The signal-to-noise ratio is derived from (7.20), when m = 0, as
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The upper bound to the signal-to-noise ratio is from (7.16)
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The lower bound to the signal-to-noise ratio is from (7.17)
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The sinusoid generated is a real signal, so its power is equally divided into negative and positive
frequency components. The total noise power is divided to S spurs, where S is the number of
samples and the period of the dither source is longer than S. Using these facts, the upper bound
of the carrier-to-noise power spectral density is the same as in [Fla95]
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The upper bound is achieved, when GCD (∆P, 2j-k) is 2j-k-1. The lower bound of the carrier-to-
noise power spectral density is
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The lower bound is achieved, when j >> k and GCD (∆P, 2j-k) is 1. The new bound (7.25) for
the signal-to-noise spectral density is derived from these facts.
7.2.3 Second-Order: Residual Spurs
For a worst-case analysis of second-order effects [Fla95], expand the generated sine by the sum
of the angles formula
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The information about the spurs in the power spectrum of x(n) is obtained from the autocorrela-
tion function at non-zero lags. When the dither sequence z(n) is a sequence of i.i.d. variates, the
autocorrelation function for x(n), with lag m not equal to zero, is
[ ] )}.()({, mnxnxEmnnRxx +=+ (7.27)
The excepted value of x(n) is a deterministic function of time. From the above expression, it
follows that spectral information about the random process x(n), with the exception of noise
floor information, is contained in E{x(n)}, which we call the ”except waveform” [Lip92].
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Since ε(n) is zero mean at all sample times the excepted waveform reduces to
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The form of the excepted waveform clearly shows that the spurious content of the signal will be
derived from the dependence of the second and higher order moments of the quantization noise
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[Fla95]. It is this fundamental principle that will ultimately lead to the –12 dBc per phase bit
behavior for uniformly phase-dithered sinusoidal generation [Fla95].
It remains to consider the second moment of the total phase (from (7.14))
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The worst-case carrier to spur ratio due to the phase truncation occurs when GCD (∆P, 2j-k) is
equal to 2j-k-1. In the worst-case the model to consider is, from (7.15),
)).cos()8/1(8/1(2)}({ )(22 nnE kj πε −= − (7.31)
The expected waveform is
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clearly showing the desired signal and spur components. Thus, neglecting O(2-3k) effects, a –18
dB per bit power behavior, the worst-case spur level relative to the desired signal after truncat-
ing to k bits is [Fla95]
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The phase dithering provides for acceleration beyond the normal 6 dB per bit spur reduction
(5.25) to a 12 dB per bit spur reduction (7.33). Since the size of the ROM (2k × m) is exponen-
tially related to the number of the phase bits, the technique results in a dramatic decrease in the
ROM size. The expense of the phase dithering is the increased noise floor. However, the noise
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Figure 7.6. Dither is added into the phase
address, when GCD (∆P,2j-k) = 1. Simula-
tion parameters same as Figure 7.2.
Figure 7.7. Dither is added into the phase ad-
dress, when GCD (∆P,2j-k) = 2j-k-1 = 256.
Simulation parameters: j = 12, k = 3, m = 10,
∆P = 256, fclk = 1 MHz, fout = 62.5 kHz.
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power is spread throughout the sampling bandwidth, so the carrier-to-noise spectral density
could be raised by increasing the number of the samples in (7.24), (7.25). The phase dithering
requires dither generation and an adder, which makes the circuit more complex. The overflows
due to dithering cause no problems in the phase address, because the phase accumulator works
according to the overflow principle.
The number of the samples is 4096 in all figures in Chapter 7. The carrier-to-noise power spec-
tral density in Figure 7.6 is 74.35 dBc per FFT bin, in agreement with the lower bound 74.34
dBc (7.25). In Figure 7.7 the carrier-to-spur level is 28.47 dBc (28.28 dBc (7.33)), and the car-
rier-to-noise power spectral density is 44.20 dBc, in agreement with the upper bound 44.24 dBc
(7.24).
7.2.4 Non-subtractive Amplitude Dither
If a digital dither (from source 3 in Figure 7.4) is summed with the output of the phase to am-
plitude converter, then the output of the DDS can be expressed as
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where zA(n) is the amplitude dither [Ker90], [Rei91], [Fla95]. The spurious performance of the
D/A-converter input is the same as if the D/A-converter input were quantized to (m + x) bits
[Fla95], because the zA(n) randomizes a part of the quantization error (x bits) in Figure 7.4. If
the zA(n) is wideband evenly distributed on [-∆A/2, ∆A/2), and independent of the eA(n), then the
total amplitude noise power after dithering will be [Gra93]
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Figure 7.8. Without amplitude dithering, the
carrier-to-spur level is 51.2 dBc. Simulation
parameters: j, k = 12, m = 8, x = 8, ∆P = 512,
fout = 125 kHz, fclk = 1 MHz.
Figure 7.9. With amplitude dithering, the
carrier-to-noise power spectral density is
80.1 dBc.
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where ∆A = 2-m, and E{ 2Ae } is from (5.32) or (5.34). The amplitude error power is doubled after
dithering, but the error power is divided into all discrete frequency components. If the spur
power is divided into the Pe/2 spurs (5.32), then, after dithering, the total noise power is divided
into the Pe spurs and the carrier-to-spur power spectral density is not changed in the same
measurement period (Pe). Then the carrier-to-noise power spectral density is the same as in
(5.32)
.dBc)
4
log1002.676.1( 10 


×++=

 Pe
m
N
C (7.36)
The penalty of amplitude dithering is a more complex circuit and a reduced dynamic range. In
this method the size of the ROM increases by 2k × x, where k is the word length of the phase ad-
dress and x is the word length of the amplitude error. The output of the ROM must be reduced
(scaled) so that the original signal plus the dither will stay within the non-saturating region. The
loss may be small, when the number of quantization levels is large.
Figure 7.8 shows the power spectrum of a sine wave without amplitude dithering. Figure 7.9
shows the power spectrum of a 16 bit sinusoid amplitude dithered with a random sequence,
which is distributed evenly over [-2-8/2, 2-8/2), prior to the truncation into 8 bits. The carrier-to-
noise power spectral density is 80.1 dBc per FFT bin (80.02 dBc (7.36)) in Figure 7.9.
For example, QUALCOMM has used the non-subtractive amplitude dither in their device
[Qua91a].
7.3 Subtractive Dither
Non-subtractive dither is used to reduce the undesired spurious components, but the penalty is
that the broadband noise level is quite high after dithering. To alleviate the increase in noise,
subtractive dither can be used, in which the dither is added to the digital samples and subtracted
from the DDS analog output signal [Twi94]. The requirement of the dither subtraction at the
DDS output makes the method complex and difficult to implement in practical applications.
The technique presented in this work uses a high-pass filtered dither [Car87], [Ble87], which
 FREQUEN-
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Figure 7.10. DDS with a high-pass filtered phase and amplitude dithering structures.
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has most of its power in an unused spectral region between the band edge of the low-pass filter
and the Nyquist frequency. After the DDS output has been passed through the low-pass filter,
only a fraction of the dither power will remain [Ble87]. The low-pass filtering is a special im-
plementation of the dither subtraction operation.
7.3.1 High-Pass Filtered Phase Dither
If a digital high-pass filtered dither signal zHP(n) (from source 1 in Figure 7.10) is added to the
output of the phase accumulator, then the output of the DDS can be expressed as
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If both the dither and the phase error are assumed to be small relative to the phase, then the
DDS output signal (7.37) can be approximated by
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where fout is the DDS output frequency and fclk is the DDS clock frequency (2.1). The above
phase dithering is in the form of an amplitude modulated sinusoid. The modulation translates
the dither spectrum up and down in frequency by fout, so that most of the dither power will be
inside the DDS output bandwidth. So the high-pass filtered phase dither works only when the
DDS output frequency is low with respect to the used clock frequency.
7.3.2 High-Pass Filtered Amplitude Dither
If a digital dither (from the source 2 in Figure 7.10) is summed with the output of the phase to
amplitude converter, then the output of the DDS can be expressed as
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Figure 7.11. With high-pass filtered amplitude
dithering, the carrier-to-spur level is increased
to 69.25 dBc (see the level in Figure 7.8).
Figure 7.12. With high-pass filtered ampli-
tude dithering, the carrier-to-noise power
spectral density is 83.2 dBc (0 to 0.4 fclk).
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where zHA(n) is the high-pass filtered amplitude dither, which has most of its power in an un-
used spectral region between the band edge of the low-pass filter and the Nyquist frequency.
The benefits of the high-pass filtered amplitude dither are greater when it is used to randomize
the D/A-converter non-linearities. The magnitude of the dither must be high in order to ran-
domize the non-linearities of the D/A-converter [Wil91].
The high-pass filtered dither has poorer randomization properties than the wide band dither,
which could be compensated by increasing the magnitude of the high-pass filtered dither
[Ble87]. The spur reduction properties of the high-pass filtered amplitude dither are difficult to
analyze theoretically, therefore only simulations are performed. The loss of the dynamic range
is greater than in the case of the non-subtractive dither, because the magnitude of the high-pass
filtered dither must be higher. However, the loss is small when the number of the quantization
levels is large.
In this example the digital high-pass filter is a 4th-order Chebyshev type I filter with the cut-off
frequency of 0.42 fclk. Figure 7.8 shows the power spectrum of a sine wave without dithering.
Figure 7.9 shows the power spectrum of a 16 bit sinusoid amplitude dithered with a random se-
quence that is distributed evenly over [-2-8/2, 2-8/2), prior to truncation into 8 bits. Figure 7.11
shows the same example as Figure 7.9, but with a random sequence, which is distributed evenly
over [-2-7/2, 2-7/2). The processing is carried out by a digital high-pass filter, prior to dithering.
In Figure 7.12 the amplitude range of the high-pass filtered dither is increased from over [-2-7/2,
2-7/2) to over [-2-6/2, 2-6/2) and so the spur reduction is accelerated. In Figure 7.12 the noise
power spectral density is about 3 dB (half) lower in the DDS output bandwidth (0 to 0.4 fclk)
than in Figure 7.9.
7.4 Tunable Error Feedback in DDS
The error feedback (EF) technique is used to suppress low frequency quantization spurs in the
DDS [Lea91a], [Lea91b]. The drawback of the conventional EF structures is that the output fre-
quency is low with respect to the clock frequency (sampling frequency). This is necessary, be-
cause the transfer function of the EF has zero(s) at DC. A novel tunable error feedback structure
in the DDS is developed in this section. In the proposed architecture the clock frequency need
only be much greater than the bandwidth of output signal, whereas the output frequency could
be any frequency up to somewhat below the Nyquist rate. The coefficients of the EF are tuned
according to the output frequency.
The idea of the EF is to save the errors created after the quantization operation, feeding the er-
rors back through a separate filter, in order to correct the product at the following sampling oc-
casions [Can92]. The EF filter can be a second-order finite impulse response (FIR) filter (Figure
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7.13). The filter creates a zero, which decreases the quantization spurs in a certain part of the
frequency band. The output frequency of the DDS changes with the phase increment word (∆P),
and therefore we can make the EF filter tunable. This is carried out by changing the values of b1
and b2, which will move the zeros of the filter across the output frequency band. The zero(s)
should be placed as near as possible to the desired output frequency. The zero frequency(ies)
can be computed by solving the roots of the filter in the z-plane. Often b1 is constrained to have
powers-of-two values or zero [0, ±1, ±2] (so that the implementation requires only binary shift
operations and adding/subtraction’s). The values of b2 can then only lie in [0,1]. Table 7.1 lists
the properties of the filter with different b1 and b2 constrained like this. In Table 7.1 x is the
word length of the error.
7.4.1 Tunable Phase Error Feedba ck in DDS
The EF has been placed between the phase accumulator and the ROM in Figure 7.13. It is pos-
sible to derive the following equation for the synthesizer output signal:
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Figure 7.13. Error feedback in the DDS.
 Table 7.1. Filter F(z) = 1 + b1z-1 + b2z-2
b1 b2 Zero Zero* f
f
zero
clk
f
f
zero
clk
* F(z)
 ∞
 Y=2x-1
Filter
0 0 - - - - 0 -
1 0 0 - 0 - 1 × Y LPF
-1 0 π - 0.5 - 1 × Y HPF
0 1 π/2 -π/2 0.25 0.75 1 × Y BPF
-1 1 π/3 5π/3 0.1667 0.8333 2 × Y BPF
1 1 2π/3 4π/3 0.3333 0.6667 2 × Y BPF
2 1 π π 0.5 0.5 3 × Y LPF
-2 1 0 0 0 1 3 × Y HPF
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where eP(n) is the phase quantization error, f is the word length of the phase error and eA(n) is
the amplitude quantization error. Here, only the phase EF is analyzed (7.40). Truncation []f
causes a secondary quantization error in the EF network. Simulations showed that the phase EF
works only when the DDS output frequency is low with respect to the used clock frequency.
Therefore, the coefficients of the phase EF cannot be tunable, because phase EF does not work
at the higher frequencies. If the phase error is assumed small relative to the phase, then the out-
put signal (7.40) can be approximated by
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where fout is the DDS output frequency and fclk is the DDS clock frequency (2.1). The phase EF,
above, is in the form of an amplitude-modulated sinusoid. The modulation translates the error
spectrum up and down in frequency by fout, which explains the simulation results in the higher
frequencies.
7.4.2 Tunable Amplitude Error Feedback in DDS
The EF has been placed after the ROM in Figure 7.13. It is possible to derive the following
equation for the synthesizer output signal:
[ ] [ ] [ ]( ),)2()1()()))((
2
2
sin( 21 xAxAxAPj nebnebnenenP −+−+−−∆
π (7.42)
where x is the word length of the amplitude error. Here, only the amplitude EF in (7.42) is ana-
lyzed. The amplitude EF coefficients, which are given in Figure 7.14, depend on the output fre-
quency of the DDS (Figure 7.13). The output frequencies of the DDS with the amplitude EF are
divided into frequency bands, so that the amplitude error variance is minimized (the error term
is assumed white). In the DDS the least significant bit of the phase accumulator input is forced
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Figure 7.14. Optimal frequency bands for
Table 7.1 EF coefficients.
Figure 7.15. Without the amplitude EF.
Simulation parameters: j = 12, k = 12, m =
8, fclk = 1 MHz, fout ≈ 3.62 kHz, ∆P = 15 and
x = 8.
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to one (and j >> 1), so that the output period (Pe) is long (2.4), and the amplitude error is ap-
proximately white (5.32) (see Figure 7.15). The amplitude EF filter coefficients, which are
given in Figure 7.14, are chosen according to the output frequency of the DDS.
The penalty of the amplitude EF is a more complex circuit and a reduced dynamic range. The
size of the ROM increases by 2k × x, where k is the word length of the phase address and x is the
word length of the amplitude error. The output of the ROM must be reduced (scaled) so that the
original signal plus the maximum value of the EF will stay within the non-saturating region.
The loss is small when the number of the quantization levels is large.
A computer program (Matlab) has been created to simulate the DDS in Figure 7.13, which in-
cludes EF structures. The phase accumulator length is equal to the phase address (no phase
truncation) to avoid confusing the sources of the spurs. The output of the sine ROM is scaled
with the maximum value of the EF filter magnitude response (3×Y in Table 7.1). In Figure 7.16
and Figure 7.17, the amplitude EF coefficients, which are chosen from Figure 7.14, depend on
the output frequency of the DDS (2.1). The quantization noise at the DDS output frequencies is
reduced so that a high carrier-to-noise ratio is obtained in a band around fout. In Table 7.1 the
tunable filter has two zeros at DC and one at 2π/3, therefore the noise reduction around fout is
better in Figure 7.16 than in Figure 7.17.
The noise reduction properties of the EF depend on the word length of the error, the degree of
the EF structure and the passband width of the analog filter at the output of the D/A-converter
[Can92]. The architecture (Figure 7.13) used second-order EF but the use of higher-order EF is
possible. A higher-order EF structure improves noise reduction in a band around fout and gives
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Figure 7.16. The second-order amplitude EF
with coefficients b1 = -2, b2 = 1 (fout/fclk ≈
0.0037). Simulation parameters same as
Figure 7.15.
Figure 7.17. The second-order amplitude EF
with coefficients b1 = 1, b2 = 1 (fout/fclk ≈
0.3333). Simulation parameters: j = 12, k =
12, m = 8, ∆P = 1365, fclk = 1 MHz, fout ≈
333 kHz.
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better coverage of the DDS output bandwidth, but the penalty is a more complex circuit, and
more noise further away from the DDS output. Narrower passband in the analog filter gives a
better signal-to-noise ratio. The cost of narrowing the passband is that the frequency switching
time of the DDS system will become slower.
The proposed DDS needs three input parameters: a phase increment word, the coefficients of
the amplitude EF, and the passband of the analog filter (as in Figure 7.13 but no phase EF). The
tunable analog passband filtering could be implemented, for example, with a phase-locked-loop
which would tune automatically. In the proposed architecture the output frequency band is
much greater than in the ordinary DDS with the fixed coefficients of the amplitude EF. The
DDS with the tunable amplitude EF allows the use of a coarse resolution highly linear D/A-
converter, because the spur performance is not limited by the number of bits in the D/A-
converter, but rather by the linearity of the D/A-converter.
7.5 Summary
The reason why the dither techniques have not been applied very often to reduce the spurs due
to the finite word length of the digital part of the DDS is because the effect of the D/A-
converter non-linearities nullifies the contribution. It is difficult to implement a high-speed and
highly accurate D/A-converter. With the amplitude EF, lower accuracy D/A-converters with a
better inner spurious performance could be used. The problems with the amplitude EF are the
increased circuit complexity and the difficulty in implementing the analog filters with variable
passbands. The benefits of the high-pass filtered amplitude dither would be greater when it is
used to randomize the D/A-converter non-linearities because the magnitude of the dither must
be high in order to randomize the non-linearities of the D/A-converter.
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8. Up-Conversion
The basic idea is that the DDS provides only a part of the output signal band, and up-conversion
into the higher frequencies is carried out by analog techniques because the spurious perform-
ance and the power consumption are not good in the wide output bandwidth DDS (Figure 2.8,
Figure 2.9). The critical path of the signal could be accomplished by the DDS, which has the
advantages of a fast switching time, a fine frequency resolution, and a coherent frequency hop-
ping. Three up-conversion possibilities are introduced in this chapter: a DDS/PLL hybrid, a
DDS/mixer hybrid and a DDS quadrature modulator.
8.1 DDS/PLL Hybrid I
PLL synthesizers with the DDSs have been proposed. These synthesizers have the DDS in their
PLL to generate the reference signal [Cra94] or to divide the output signal fractionally [Rei85],
[Hie92].
The DDS could be used to provide a variable reference frequency for a following PLL
[Wea90a], [Ito93]. The PLL no longer has to be designed for the frequency resolution, since the
DDS can take over this task [Hir94]. This means that higher reference frequencies can be used,
with such benefits as, for example, a faster frequency settling time. By linearly ramping the
DDS output frequency, it is possible to keep the PLL in lock when changing the reference fre-
quency. This can be done by continuously incrementing the digital phase increment word by a
fixed value at a constant rate. In this way the locking can be maintained for a smaller loop
bandwidth, meaning easier filtering of the reference sidebands [Har91]. Any multiplication of
the reference frequency results in a degraded phase noise and spurs spectrum inside the loop
bandwidth per the classical 20 log10(N) rule [Gil90a]. Using the DDS to generate the reference
frequency might not deliver the desired performance unless N is quite small, because the spuri-
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Figure 8.1. Block diagram of the hybrid DDS/PLL.
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ous performance of the DDS output is not good.
If the divider in the PLL divides by integers only, then the output frequency step size is con-
strained to be equal to the reference frequency. In fractional synthesis the fractional divider
(based on a DDS) is used instead of the integer divider in the PLL. This makes it possible to use
higher reference frequencies because the output frequency step size is a fraction of the reference
frequency [Cra94].
The PLL-technology has been used to generate modulation and frequency hopping in the
transmitter. The simplest scheme, perhaps, one in which the modulation is applied at the voltage
controlled oscillator (VCO) input [Jon91]. The change in the frequency at the VCO is sensed by
the phase/frequency detector, that produces a voltage equal to the modulation, but in the oppo-
site phase. This signal must be filtered by a loop filter to prevent the modulation from being
canceled. The cut-off frequency of the loop filter should be low enough so that the loop filter
attenuates all modulation frequencies. While this is essential for modulation, it inhibits a fast
loop response. The modulated oscillator is only slightly better than the phase noise of the VCO,
because the bandwidth of the loop is narrow. The channel spacing is achieved by changing the
division ratio.
If only the reference frequency is modulated, a phase error will exist between the P/F detector
inputs, because the loop cannot respond quickly to the change in the reference frequency.
Therefore, the maximum data rates must be much below the loop bandwidth or else the wave
shape information will be lost.
Figure 8.1 shows the DDS/PLL hybrid, where the modulation is carried out at the VCO and the
reference. This method allows the loop bandwidth to be chosen independently of the modulat-
ing signal. The VCO modulation is compensated in the reference, which means that the loop
bandwidth can be optimized for the phase noise performance and the frequency settling time of
the PLL. In practice the difficulty is to match the tuning characteristics of the VCO and the ref-
erence. Any difference will increase the spurious modulation products in the output spectrum
[Per93]. For example, in the GMSK-modulation, the absolute value of the deviation is not con-
stant therefore it is difficult to cancel the modulation at the reference.
8.2 DDS/PLL Hybrid II
In conventional solutions, a hopping carrier signal is mixed with the single baseband CPM sig-
nal [Kop87] or I-Q signals [Suz84] in the transmitter. The frequency hopping gives frequency
and interference diversities, which prevent interferences from decreasing the channel capacity
[Mou92]. The hopping carrier signal is generated by a local oscillator (PLL(s)). The reference
frequency of the basic PLL has to be equal to the carrier spacing specified by the system re-
quirements because the frequency resolution of the PLL is equal to the PLL reference fre-
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quency. The PLL is difficult to implement for very rapid frequency hopping, when the carrier
spacing is narrow [Gar79]. That is why there must be many parallel PLLs for applications re-
quiring rapid frequency hopping.
If the local oscillator is fixed and all the hopping carriers in the frequency band are generated
digitally, then it is possible to change the carrier frequency within the symbol duration. The fre-
quency bands can be tens of MHz. On the other hand, with high frequency output signals the
high speed of the activity increases the power consumption and decreases the spurious perform-
ance.
If the frequency settling time of the PLL is below a guard time duration, then one PLL is only
needed for the burst-by-burst carrier frequency hopping, and the complexity of the system is re-
duced. The frequency settling time of the PLL could be reduced by expanding the reference fre-
quency to increase the natural frequency of the PLL. The frequency resolution of the PLL is de-
graded proportionally to an increase in the reference frequency. However, if the digital fre-
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quency synthesizer/modulator interpolates the carrier frequencies between the output frequen-
cies of the PLL [Sek94], then the reference frequency of the PLL could be increased without
degrading the frequency resolution (Figure 8.2).
Figure 8.3 describes an architecture, which consists of a digital frequency synthesizer/CPM
modulator and a fast frequency settling RF synthesizer with one PLL. The digital frequency
synthesizer/CPM modulator interpolates the carrier frequencies between the output frequencies
of the PLL (see Figure 8.2). The output frequency of the PLL is controlled by changing the pro-
grammable feedback divider ratio (integer).
The frequency settling time of the proposed architecture will be determined by the PLL, be-
cause the frequency settling time of the digital frequency synthesizer/CPM modulator is less
than the symbol duration. When the frequency error is assumed to be less than the lock-in range
[Gar79], the transient frequency error of the ideal second-order PLL due to a frequency step for
an underdamped case is
)),(tancos()(1)( 12
α
ξ
ωα
α
ξωξ −− ++∆= teftf Nte N (8.1)
where ξ is a damping factor (0.707), ωN is the natural frequency of the loop, ∆f is a frequency
step, and α is )1( 2ξ− . The frequency settling time is defined as the required time to reach
the largest allowed frequency error (fea). The frequency settling time is achieved by equating the
envelope of the transient frequency error (8.1) to the required frequency error. The frequency
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The reference frequency of the PLL constrains the natural frequency because the suppression of
the reference spurs requires that the reference frequency is much higher than the loop filter
bandwidth, which is set to the natural frequency. The natural frequency is expanded by in-
creasing the reference frequency without degrading the frequency resolution (Figure 8.2). The
frequency settling time is reduced by increasing the natural frequency (8.2). Figure 8.4 shows
the frequency settling times when the frequency step is 75 MHz (from Table 8.1); the largest
allowed frequency error (fea) is 20 Hz (below the frequency error specification from Table 8.1),
and the natural frequency is 0.05 ωref. The reference frequency (fref) is equal to the carrier spac-
ing (from Table 8.1) times (Ncs+1), where Ncs is the number of carriers generated digitally be-
tween the coarse carriers in Figure 8.2. The frequency settling time is reduced from 341 µs to
less than 14 µs, which is less than the guard time (from Table 8.1) when twenty-five carriers are
generated in the digital frequency synthesizer/CPM modulator and the PLL reference frequency
is 5.2 MHz (200 kHz × (25+1)). The frequency settling time of the PLL must be shorter than
half of this guard time because there must be time to smoothly reduce and raise transmit power
between the bursts.
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If the frequency settling time of the PLL is below the guard time, then the system needs only
one PLL, and the complexity of the system is reduced. If the reference frequency of the PLL is
equal to the carrier spacing, the RF synthesizer needs two PLLs to realize burst-by-burst carrier
hopping with Table 8.1 values.
A large divider ratio leads to fairly high phase noise levels within the loop bandwidth. This
noise can be reduced by increasing the reference frequency (decreasing feedback divider ratio).
The wider PLL loop bandwidth for a given channel spacing allows reduced close-in phase noise
requirements to be imposed on the voltage-controlled oscillator (VCO). With reduced close-in
phase noise requirements, a lower cost VCO might be used. Adding extra poles and zeros, lo-
cated far away from the natural frequency, provides more attenuation on the reference spurs
without affecting the second-order nature of the loop. However, the analysis of the spurs and
noise from the PLL is beyond the scope of this work.
The frequency settling time could be reduced more by employing a frequency pre-set PLL
where the frequency error is set to zero when the output frequency is changed [End93]. The
pretuning is difficult to adapt for aging and temperature changes therefore there will be undesir-
able disturbances [End93].
The frequency plan of the proposed architecture for this design example is shown in Figure 8.3.
The PLL output frequency band is chosen to be outside the transmit and receive bands (from
Table 8.1) in order to avoid the PLL output frequencies feed-throughs to these bands. This is
achieved by choosing such a high intermediate frequency that the PLL output frequency band is
lower than the receiver band. In this design example, the second bandpass filter should be a tun-
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able narrowband filter in order to reduce the spurs from the D/A-converter and the first mixer.
The tunable narrowband filter could be implemented by a PLL-circuit [Kop87]. The PLL loop
filter bandwidth should be larger than the GMSK-modulated signal bandwidth, so that the
modulation information is not lost.
8.3 DDS/Mixer Hybrid
The second scheme for up-conversion is the DDS/mixer [Gra88], [Gar91], [Yam98]. The DDS
clock is provided by the constant high frequency oscillator which is the multiple of the DDS
clock frequency [Wea90b], [Gil92] (Figure 8.5). Because the hopping part of the carrier fre-
quency is accomplished digitally, the output of the local oscillator is constant. Therefore, the
phase noise characteristics, the frequency accuracy and the frequency stability are easier to op-
timize than in the hopping local oscillator. The output from the direct digital synthesizer is con-
nected into the mixer, where it is mixed with the high frequency local oscillator signal. The
mixing process results in an infinite number of outputs at frequencies
...,2,1,0,where, =±± nmfnfm LOout (8.3)
Table 8.1. Assumed system parameters.
Base transmit 1805 – 1880 MHz
Base receive 1710 – 1785 MHz
Frequency band 75 MHz
Burst duration 576.9 µs
Guard time 30 µs
Symbol rate 270.833 Kb/s
Frequency error 0.05 ppm × carrier ≈ 90 Hz
Carrier spacing 200 kHz
Modulation GMSK with BTsym = 0.3
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Figure 8.5. Block diagram of the hybrid DDS/mixers.
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The bandpass-filter removes unwanted mirror and the spurs. The lowest output frequency of the
DDS must be much higher than zero because it makes it easier to remove the unwanted mirror
at the bandpass filter. It might be difficult to implement steep bandpass filters [End94], this is
why there are two mixers and bandpass filters in the up-conversion chain (Figure 8.5).
In Figure 8.5 the system enables the use of the DDS without a need to notably sacrifice the
other advantages obtained with the direct digital synthesizer (e.g. a fast frequency switching).
The image of the D/A-converter output could be exploited in order to eliminate the LPF, the
first LO and the mixer [Bje94]. The problem in using the image response in this way is that
while the amplitude of the image responses decreases according to sinc(fout/fclk), spurious re-
sponses due to the D/A-converter non-linearities (the higher frequency components contained in
D/A-converter glitches) roll off much more slowly with the frequency.
8.4 DDS Quadrature Modulator
The third scheme for up-conversion is a quadrature modulator [Suz84]. The main problems are
quadrature phase and differential gain errors between the in-phase (I) and the quadrature (Q)
channels, as well as the local oscillator leakage [Roo89], because imbalances exist between the
two LO components, the two anti-aliasing filters, the mixers, and the combiner. The spur levels
of the best quality wideband quadrature modulators are about 40 dBc [Ota96].
The phase and amplitude of the DDS output signal are controlled by digital accuracy (see Sec-
tion 2.3), so the analog errors can be pre-compensated digitally. In Figure 8.6 the method uses
amplitude feedback to guide the adaptation of the DDS modulator that corrects for the carrier
leakage, differential gain and phase mismatch errors. These errors vary with temperature and
applied carrier frequency, therefore the readjustment is necessary. This technique has been
demonstrated in [Chu81] and more recently in [Fau91], [Jon91], [Jon92], [Vin94]. In the feed-
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back method the spur level is in excess of 60 dBc [Vin94]. It is possible to keep all the correc-
tions independent of each other by applying them in the correct order [Fau91]:
1. The carrier leakage is corrected for zeroing the I and Q signals, and adjusting both DC levels
until the carrier leakage is suppressed.
2. Amplitude imbalance: The amplitude of the I and Q branches are measured independently,
and adjusted until both the channels are equal.
3. Phase imbalance: AM peaks and throughs are sampled, and the phase of the I and Q branches
are independently adjusted until the envelope is below the desired level.
In the TDMA-system, operating in bursts, dummy slots can be assigned for correction purposes.
The problem with the correction algorithms is that they require a lot of time, and the measure-
ment of low level imbalances is difficult.
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9. Direct Digital Synthesizer with an On-Chip D/A-Converter
9.1 Introduction
Traditional designs of high bandwidth frequency synthesizers employ the use of the PLL. The
DDS provides many significant advantages over PLL approaches. Fast settling time, sub-Hertz
frequency resolution, continuous-phase switching response and low phase noise are features
easily obtainable in DDS systems. Although the principle of the DDS has been known for many
years [Tie71], the DDS did not play a dominant role in wideband frequency generation until re-
cently. Earlier DDSs were limited to producing narrow bands of closely spaced frequencies, due
to limitations of digital logic and D/A-converter technologies. Recent advantages in integrated
circuit (IC) technologies have brought about remarkable process in this area.
In [Nic91], [Tan95a], [Tan95b], digital parts of the DDS have been implemented with CMOS
technology in one chip, and the off-chip D/A-converter is a bipolar or GaAs device. It is quite
easy to increase the operating speed of the CMOS DDS up to 800 MHz by parallel architectures
[Tan95b]. The D/A-converter is the bottleneck in the CMOS design, because the spectral deg-
radation due to incomplete settling of the output and other dynamic effects restrict the operating
speed of the D/A-converter below the digital part. A CMOS DDS with an on-chip D/A-
converter has been reported with an operating clock frequency of 50 MHz fabricated in 1.0 µm
CMOS [Cha94]. A bipolar DDS with an on-chip D/A-converter has been reported with an out-
put bandwidth of 500 MHz fabricated in 1.0 µm silicon bipolar process with “trench” isolation
[Sau90]. The power consumption of this device is 5 W in the sine wave output mode [Sau90].
The DDS presented in this section is designed and processed in BiCMOS, which allows CMOS
logic functions of low power and high density to be produced on the same chip with a high-
speed BiCMOS D/A-converter.
9.2 Applications and Design Req uirements
DDS’s applications range from instrumentation and measurement to modern digital communi-
cations. This DDS is primarily intended for frequency agile communication systems, where fast
frequency switching speed and fine frequency resolution of synthesizers are important. The
primary considerations in the design of this DDS were a fine frequency resolution, spectral pu-
rity and low power dissipation.
This chip was based on a 0.8 µm double-metal double-poly BiCMOS process. The word length
of the on-chip D/A-converter was selected to be 10 bits. Extra bits give no benefits at high out-
put and clock frequencies because dynamic non-linearities dominate the D/A-converter output
spectrum. To meet the distortion requirements of the 10-bit D/A-converter, the maximum clock
frequency is limited to 150 MHz. The phase accumulator word length was chosen to be 32-bits
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to achieve a frequency resolution of 0.0349 Hz at the clock rate of 150 MHz, according to (2.2).
Since the amount of memory required to encode the entire width of the phase accumulator
would be prohibitive, only 12 of the most significant bits of the accumulator output are used to
calculate the sine-wave samples. The phase resolution of 12 bits results in a spurious perform-
ance due to the phase accumulator truncation of -72 dBc (5.26), which will be below the spur
level of the 10-bit D/A-converter at 150 MHz.
9.3 Sine Memory Compression
A straightforward implementation of the sine memory requires a 212 × 10-bit ROM, whose ac-
cess time reduces the maximum DDS clock frequency greatly below 150 MHz. Therefore, a
sine memory compression technique is applied to reduce the size and access time of the sine
ROM [Nic88].
The most elementary technique of the sine memory compression is to store only the π/2 rad of
sine information, and to generate the ROM samples for the full range of 2π by exploiting the
Table 9.1. Memory compression and algorithmic techniques in the case of a 12-bit phase to 10-
bit amplitude mapping.
Method Needed
ROM
Total
compres-
sion ratio
Additional
Circuits (not includes
quarter-wave logic†)
Worst-case
spur (below
carrier)
Com-
ments
Uncompressed
memory
212 × 10 bits 1 : 1 - -81.76
 dBc
Refer-
ence
Mod. Sunder-
land architec-
ture
27 × 7 bits
27 × 3 bits
32 : 1 Adder††
Adder
-73.59
 dBc
Simple
Mod. Nicholas
architecture
27 × 7 bits
27 × 3 bits
32 : 1 Adder††
Adder
-74.56
 dBc
Simple
Taylor series
approximation
with two terms
26 × 7 bits
26 × 5 bits
53 : 1 Adder††
Adder
Multiplier
-73.28
dBc
Need
mul-
tiplier
CORDIC algo-
rithm
_ _ 12 pipelined stages,
16-bit inner word
length
-73.32
 dBc
Much
compu-
tation
† Using the quarter-wave symmetry of the sine function, complementors must be used to take the
absolute value of the quarter phase and multiply the output of the sine look-up table by -1 (see
Figure 6.1).
†† The word length of the sine ROM is shortened by 2-bits, because the sine ROM stores the dif-
ference between the sine amplitude and the phase. The penalty is an extra adder at the output of
the sine ROM.
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quarter-wave symmetry of the sine function. Beyond that, the methods of compressing the
quarter-wave memory include: the trigonometric identity [Sun84], the Nicholas method
[Nic88], the use of Taylor series [Wea90a], and the CORDIC algorithm [Gie91]. A computer
program has been created to simulate the effects of the memory compression and algorithmic
techniques on the output spectrum of the DDS. In the case of a 12-bit phase to 10-bit amplitude
mapping, Table 9.1 shows how much memory and how many additional circuits are needed in
each memory compression and algorithmic technique to meet the spectral requirement for the
worst-case spur level, which is about -73 dBc, due to the sine memory compression. The spur
level (-73 dBc) will stay below the spur level of the 10-bit D/A-converter at 150 MHz. The best
compression ratio is given by the Taylor series approximation, but a multiplier is needed. In the
VLSI implementation the problem of the CORDIC algorithm is in the hardware complexity. In
this design the Modified Nicholas architecture is used, because it gives a lower worst-case spur
level than the Sunderland architecture with the same hardware complexity.
9.3.1 Exploitation of Sine Function Symmetry
Due to the symmetry of the sine function only a quarter of the full samples are stored in the sine
look-up table. The full wave output can be recovered by inverting the phase and amplitude ap-
propriately, as shown in Figure 6.1. A 1/2 LSB offset is introduced by choosing the sine ROM
samples so that there is a 1/2 LSB offset in both the phase and amplitude of the samples
[Nic88], [Rub89], as shown in Figure 6.2 and Figure 6.3. Then the 1’s complementors may be
used in the place of 2’s complementors without introducing errors, see Figure 9.1.
9.3.2 Compression of Quarter-wave Sine Function
In Figure 9.1 the size of the upper memory, whose access time is the most critical, is reduced by
the sine difference algorithm [Nic88]. This saves 2 bits of amplitude in the storage of the sine
function, but an extra adder is required at the coarse ROM output [Nic88]. The phase address of
the quarter of the sine wave is defined as P = a + b + c, with the word length of the variable a to
be A, the word length of b to be B, and of c to be C. In Figure 9.1 the variables a, b form the
coarse ROM address, and the variables a, c form the fine ROM address. In Figure 6.6 the coarse
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Figure 9.1. Block diagram of the DDS.
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ROM samples are represented by the dot along the dashed line, and the fine ROM samples are
chosen to be the difference between the value of the sine function along the dashed line and the
value of the coarse ROM samples. In Figure 6.6, the function is divided into 4 regions, corre-
sponding to a = 00, 01, 10, and 11. Within each region, only one interpolation value may be
used between the sine function along the dashed line and the coarse ROM samples for all the
same c values. The interpolation value used for each value of c is chosen to minimize either the
mean square or the maximum absolute error of the interpolation within the region [Nic88].
Computer simulations determined that the optimum partitioning of the ROM address word
lengths to provide a 10-bit phase resolution was A = 4, B = 3, and C = 3, using the notation in
Figure 9.1. Simulations showed that the mean square criterion gives nearly the same maximum
spur level as the minimum-maximum error criterion in this segmentation. The 212 × 10 sine
samples are compressed into 27 × 7 coarse samples and 27 × 3 fine samples resulting in a com-
pressing ratio of 32:1. The architecture for this ROM compression technique is shown in Figure
9.1.
9.4 Phase Accumulator
In practice, the phase accumulator circuit cannot complete the 32-bit addition in a short single
clock period because of the delay caused by the carry bits propagating through the adder. In or-
der to enhance the operation to higher clock frequencies, one solution is a pipelined accu-
mulator [Cho88], shown in Figure 9.2. To reduce the number of gate delays, a kernel carry rip-
pling 4-bit adder is used in Figure 9.2, and the carry is latched between successive adder stages.
In this way the length of the accumulator does not reduce the maximum operating speed, but the
penalty is that the tuning latency increases. To maintain the valid accumulator phase during the
phase increment word transition, the new phase increment word is moved into the pipeline
through the delay circuit. The D-flip-flop (DFF) circuits in the input delay equalization demand
substantial circuit area and power, and would impact the loading of the clock distribution net-
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work.
The output delay circuitry is essentially identical to the input delay equalization circuitry, in-
verted so that the low-order bits have a maximum delay while the most significant bits have a
minimum delay. The 12 most significant phase bits are used to calculate the sine function.
Therefore only these 12 bits are delayed in Figure 9.2.
In Figure 9.2 for RESET = 1, the carry input toggles periodically between 0 and 1, with the ef-
fect of adding ½ LSB weight to the phase accumulator. This modifies the existing j-bit phase
accumulator structure to emulate the operation of a phase accumulator with a word length of
j+1 bits under the assumption that the least significant bit of the phase increment word is one.
This causes the phase accumulator output sequence to have a maximal numerical period for all
values of ∆P [Nic88]. It has an effect of randomizing errors introduced by the quantized sine
ROM samples and averaging D/A-converter errors. In some phase increment words adding ½
LSB will make the output spectrum worse (see Section 7.1). Therefore, it is good that this spur
reduction method is optional, depending on the phase increment word. For RESET = 0, the
phase accumulator operates normally.
9.5 Circuit Design Issues
9.5.1 ROM Block Design
The block diagram of the ROM memory is shown in Figure 9.3. To achieve 150 MHz through-
put, pipeline stages are inserted after the word and bit line decoding, and before the output
buffer of the ROM. The first pipeline stage is latched with the falling clock edge and the next
rising edge triggers the output buffers. The internal clock signal of the ROM is somewhat de-
layed due to buffering. This gives more time for the word and bit line decoding. The price paid
for delaying the clock signal is that the stage following the memory would have less than one
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Figure 9.3. Block diagram of the ROM.
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clock period to complete all transitions. The decoders for the word and bit lines use pseudo-
NMOS logic [Tan95a]. This design has the advantage of being small and fast at the expense of
some DC power dissipation. The high performance bit select is achieved by using a hierarchical
evaluation scheme [Duh95].
In order to achieve high densities and good speed performances, the ROM memory point matrix
is usually a wired-nor array. For these reasons we chose to use such an array, implemented clas-
sically using precharged logic [Duh95]. Figure 9.4 shows the ROM memory point matrix with
associated word and bit lines. The memory works as follows: during precharge  high level of
the clock , all the bit lines are pulled up. The evaluating phase occurs when the clock goes
low, hence conditionally discharging the bit lines. The word decoder selects a single word line,
then transistors with the gate connected to that word line will turn on. Adding the ground
switches between the transistors and the ground makes it possible to select the word line during
the precharging. This increases the operation speed of the memory at the expense of some
power dissipation, because the power consumption is increased due to the precharging and dis-
charging of the ground lines at every clock cycle. If there is a transistor in the corner of the bit
line and the selected word line, the ground switch will pull down the bit line to the ground when
the clock goes low. If the transistor is absent, the bit line will remain high.
9.5.2 D/A-Converter
The designed IC-circuit has an on-chip D/A-converter, which avoids delays and line loading
caused by inter-chip connections. This D/A-converter is based on a well-known weighted cur-
rent array. The block diagram of the two-stage current array D/A-converter is shown in Figure
9.5. The input to the D/A-converter is converted into a differential ECL signal. One stage of
registers has been inserted between the CMOS/ECL-converter and the current switches to en-
hance the switching speed and to ensure the simultaneous switching of all bits. The ten binary-
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Figure 9.4. ROM memory points matrix. Figure 9.5. 10-bit two-stage current array D/A-
converter.
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weighted currents are switched to either the output branch or to the complementary output
branch by current switches. The output currents are converted into voltages with resistors. Fi-
nally, there is an emitter follower buffering the output. The D/A-converter is implemented with
a differential design, which results in reduced even-order distortion and provides common-
mode rejection to noise.
In the two-stage weighted current array, only 31 MSB and 31 LSB equivalent unit current
sources are required for a 10-bit D/A-converter. This structure saves 961 unit current sources
(from 1023 to 62), compared to the straight forward current source configuration constructed
from unit current sources. The reduced number of unit current sources makes it possible to de-
sign the current source transistors to be large enough to achieve a good tolerance against uncor-
related process variations, but still maintain the array to be sufficiently small to keep the mis-
match due to the correlated process variations below the required level. The cascode structure is
used to increase the output impedance of the unit current source, which improves the linearity
of the D/A-converter.
The registers are implemented by differential current mode logic (DCML) D-flip-flops, which
is faster than ECL type D-flip-flops. Figure 9.6 shows a D-flip-flop output buffer and a current
switch for a single bit section. The bipolar current switch steers the current, I1, between the two
output branches. The current switch is connected to the output of the D-flip-flop buffer at the
left hand-side of Figure 9.6. The D-flip-flop output buffer limits the control voltage swing and
buffers between the input digital signal and the current switch.
In the process used, the MOS current switch cannot toggle the current between the comple-
mentary outputs at the clock rate of 150 MHz, so the bipolar current switch is used. Further-
more, the required control voltage swing at the input of the bipolar current switch is much lower
compared to the required control voltage swing of a MOS current switch for a practical design.
The problem with the bipolar switches is the error in the output current due to the finite forward
current gain of the switch transistors. In Figure 9.6, the actual current Iout delivered to the output
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Figure 9.6. D-flip-flop output buffer and bi-
polar current switch.
Figure 9.7. Base current compensation.
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branch differs from the actual bit current I1 by an amount equal to the base current Ib1 of the
transistor Q1
I   I   I   
  
 Iout b
F
= − =
+
1 1 1
1
1
1
β
,
(9.4)
where βF is the forward current gain of Q1. This would only cause gain error (not errors in line-
arity) if the forward current gain of the transistors in all switching pairs were equal. Actually,
the forward current gain depends on the magnitude of the current and the temperature, which
vary over the current switches. Therefore the base currents have to be compensated to reduce
linearity errors caused by variations in the forward current gain over bipolar current switch tran-
sistors. A simple way of minimizing the error is to use a Darlington-connected pair of transis-
tors. Although this is used in some designs [Kel73], it tends to degrade the switching speed of
the circuit significantly. In Figure 9.7 the idea of the base current compensation is to pre-distort
the current of the binary current source (I1) by a current which is equal to the base current of the
current switch. In the base current compensation circuit a binary weighted amount of current
(I1) is driven through a bipolar transistor (Q3), whose geometrical size is identical to the current
switch transistor (Q1). The operating point of the transistor Q3 is set to the same as in the switch
transistor Q1 by a transistor (Q4) and two diodes. Therefore, the base current of the transistor
(Q3) is almost the same as in the current switch transistor (Q1). This current is mirrored with
MOS current mirrors at the common emitter node of the current switches. With the base current
compensation circuit the output current of the current switch transistor is approximately (see
Appendix B)
Table 9.2. Power consumption and maximum operation frequency of the DDS blocks based
on SPICE simulations at 25 °C.
Block of DDS Power consumption Maximum operation frequency
Phase accumulator 120 mW @ 5 V
40 mW @ 3.3 V
150 MHz @ 5 V
110 MHz @ 3.3 V
Rest of logic 200 mW @ 5 V
72 mW @ 3.3 V
160 MHz @ 5 V
114 MHz @ 3.3 V
ROM’s 140 mW @ 5 V
50 mW @ 3.3 V
330 MHz @ 5 V
200 MHz @ 3.3 V
D/A-converter 120 mW @ 3.3 V 250 MHz @ 3.3 V†
DDS circuit 0.6 W at 150 MHz @ 5 V
0.282 W at 110 MHz @ 3.3 V
150 MHz @ 5 V
110 MHz @ 3.3 V
† The load capacitance CL = 10 pF.
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I   
  
 Iout
F
≈
+
1
1 22
1
β
. (9.5)
Comparing (9.4) and (9.5) the error due to the finite βF has been reduced from 1/βF to 2/βF2.
According to the simulations the base current compensation circuit has a negligible effect on the
speed of the D/A-converter.
9.5.3 Summary of the DDS Block Design
The digital parts of the chip are implemented with a CMOS design to reduce power consump-
tion. The 10-bit D/A-converter is designed with BiCMOS technology in order to operate at a
clock rate of 150 MHz. Table 9.2 shows the simulated power consumption and maximum clock
frequencies for each DDS block. In Table 9.2 the bottleneck of this DDS is the phase accumu-
lator operation speed of 150 MHz. It is quite easy to increase the operation speed of the phase
accumulator and the additional logic by pipelining. But to meet the distortion requirements of
the 10-bit D/A-converter, the maximum clock frequency of the DDS is limited to 150 MHz. For
low power consumption applications, by reducing the supply voltage of the DDS the power
consumption can be decreased from 0.6 W down to 0.28 W, but the maximum clock frequency
is decreased from 150 MHz to 110 MHz (see Table 9.2).
9.5.4 Layout Considerations
A problem inherent in high-speed CMOS chips is power supply switching noise. To minimize
the coupling of the switching noise from the digital logic to the output of the D/A-converter, the
power supplies of the digital logic and the analog part are routed separately. Shielding between
the analog signals routing and digital data lines have been used to minimize coupling between
these. All the digital blocks are surrounded by guard rings, and the analog parts of the D/A-
converter by double guard rings to minimize the noise injected into the analog output through
the substrate. Separate pads connect the guard rings to the off-chip ground. Since the substrate
is low ohmic, the most efficient way to decrease the noise coupling through the substrate is to
reduce the inductance between the ground and the substrate [Su93]. In this circuit this induc-
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Figure 9.8. DDS test system.
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tance is small, because the ground level is connected through several bonding wires and pack-
age pins.
To eliminate process and temperature related gradients in the D/A-converter current source
transistor arrays, a common-centroid layout is used [Bas91]. The D/A-converter clock controls
the registers that drive the output current switches. Therefore it controls the digital-to-analog
conversion process, and must be considered an analog signal. Its purity has a direct effect on the
output spurs. In the layout the D/A-converter, clock signal is separated from the digital signals
to prevent the switching currents from coupling onto the D/A-converter clock.
9.6 Experimental Results
To evaluate the DDS chip, a test board was built and a computer program was developed to
control the measurement. In the software, the phase increment word could be written in HEX or
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Figure 9.9. Spectrum of 0.1 MHz output sine wave, where the clock frequency is 150 MHz.
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in the required frequency in MHz. In the latter case the software will calculate the correspond-
ing phase increment word. The phase increment word and the other of the control signals are
loaded into the test board via the parallel port of a personal computer. The block diagram of
Figure 9.8 illustrates the DDS test system.
The effect of D/A-converter static non-linearities is investigated in Figure 9.9, where the clock
frequency is 150 MHz and the output frequency is low. Even-order distortion is reduced due to
the differential design. The spurious free dynamic range (SFDR) is 72.9 dBc in Figure 9.9,
where the worst spurs are the third and fifth harmonics. The D/A-converter fulfills the require-
ment of a 10-bit static linearity.
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Figure 9.11. SFDR as a function of the clock frequency, for fout = 0.323 of fclk.
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A DDS’s worst-case close to the carrier spurs at the wideband (Nyquist bandwidth = DC to
fclk/2) typically occurs when the output frequency is tuned close to fclk/3. The measured SFDR
was 57.9 dBc at a generated frequency of 48.5 MHz in Figure 9.10, where the clock frequency
is 150 MHz. The worst-case spur is the fifth aliased harmonic at 57.5 MHz (2 × fclk - 5 × fout).
Figure 9.11 shows SFDR as a function of clock frequency, for fout = 0.323 of fclk. The phase in-
crement word was set constant (52C5F92C)16, and the clock frequency was swept over a range
of frequencies from 10 MHz to 190 MHz. From Figure 9.11 it can be seen that with this phase
increment word the DDS operates up to 170 MHz clock frequency, after which it does not pro-
duce a sine-wave at the output due to internal timing problems.
Figure 9.12 shows SFDR as a function of output frequency for a fixed clock frequency. At the
150 MHz clock frequency, the SFDR is better than 60 dBc at low synthesized frequencies, de-
creasing to 52 dBc at high synthesized frequencies in the output frequency band, as shown in
Figure 9.12. In the high synthesized frequencies there will be output frequencies, where the
SFDR is very good. For example, Figure 9.13 illustrates a spectrum plot of 63 1/3 MHz output
sine wave, where the clock frequency is 190 MHz. In this case the aliased harmonics drop down
to the generated frequency, and therefore the SFDR is better than 68 dBc.
The power consumption of the DDS chip agrees with simulated results of Table 9.2. Typically,
the DDS operates up to the clock frequency of 190 MHz, after which, errors will occur due to
the internal timing problems. However, in some phase increment words these errors will already
occur at the clock rate of 180 MHz, so the maximum operating clock frequency is 170 MHz.
In the DDS the close-in phase noise is determined by the purity of the clock source. The DDS
divides the clock frequency by some real number. Therefore the close-in phase noise is reduced
by 20×log10(N) (5.52), where N is a division ratio between the DDS clock and output frequency.
Of course, the DDS circuitry has a noise floor that, at some point, will limit this improvement.
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Figure 9.13. Spectrum of 63 1/3 MHz output sine wave, where the clock frequency is 190 MHz.
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Figure 9.14 shows the spectrum of the clock source at 150 MHz. Figure 9.15 shows the spec-
trum of a 15 MHz output sine wave, where the clock frequency is 150 MHz. The relative phase
noise level should improve by 20 dB (20×log10(10)) (5.52). The relative power level of the
phase noise at offset 130 kHz from the carrier is about 42.5 dBc in Figure 9.14 and 64.2 dBc in
Figure 9.15. The relative improvement in the close-in phase noise agrees with the theory.
9.7 Summary
The DDS with an on-chip D/A-converter covers a bandwidth from DC to 75 MHz in steps of
0.0349 Hz with a frequency switching speed of 140 ns. The on-chip D/A-converter avoids de-
lays and line loading caused by inter-chip connections. The two-stage current array D/A-
converter reduces the number of the current sources, and thus simplifies the connection among
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Figure 9.14. Close-in spectrum of the clock source at 150 MHz.
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Figure 9.15. Close-in spectrum of 15 MHz output sine wave, where the clock frequency is
150 MHz.
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these current sources and makes more efficient use of the chip area. At the 150 MHz clock fre-
quency, the spurious free dynamic range (SFDR) is better than 60 dBc at low synthesized fre-
quencies, decreasing to 52 dBc worst-case at high synthesized frequencies in the output fre-
quency band (0 to 75 MHz). Table 9.3 summarizes chip specifications. Figure 9.16 shows the
photomicrograph of the chip. This chip provides the fast frequency switching speed, fine fre-
quency resolution and low power consumption, which are the key properties in many frequency
agile communication systems.
Figure 9.16. Photomicrograph of the chip.
Table 9.3. DDS chip specifications.
IC technology 0.8 µm double-metal double-poly BiCMOS
Max clock frequency 170 MHz @ 5 V
Tuning bandwidth 75 MHz (0.5 × 150 MHz)
Frequency resolution 0.0349 Hz (at 150 MHz)
Frequency switching time 140 ns (21 × 1/(150 MHz))
SFDR at low fout
SFDR at high fout
> 60 dBc (at 150 MHz)
> 52 dBc (at 150 MHz)
Transistor count 19,100
Power dissipation (fout = fclk/3) 0.6 W at 150 MHz @ 5 V
Die/Core size 12.2 mm2/3.9 mm2
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10. CMOS Quadrature IF Frequency Synthesizer/Modulator
10.1 Introduction
Transmitter blocks are classically implemented in GaAs, Bipolar or BiCMOS technologies. The
use of CMOS technologies is however much cheaper and it will become especially interesting
when the analog front-end is implemented together with the digital part. The first monolithic
CMOS RF transmitter has been presented in [Rof98]. The transmitter is part of a complete low-
power transceiver operating in the 902-928 MHz ISM frequency band, which is one of the three
Industrial, Scientific and Medicine (ISM) frequency bands opened in the USA by the Federal
Communications Commission (FCC) for unlicensed spread-spectrum use.
This chapter describes a 3.3 V CMOS quadrature IF frequency synthesizer/modulator chip,
which is intended for use in a wide variety of indoor/outdoor portable wireless applications in
the 2.4-2.4835 GHz ISM frequency band. Frequency hopping spread spectrum (FH/SS) divides
the available bandwidth into N channels and hops between these channels according to a
pseudo-random (PN) code known to both the modulator and demodulator. The frequency hop-
ping gives frequency and interference diversities, that prevent interferences from decreasing the
channel capacity. FH systems may be categorized as either slow- or fast-hopping (relative to the
data symbol rate). With slow hopping there are multiple data symbols per hop and with fast
hopping there are multiple hops per data symbol. Systems employing M-ary frequency-shift
keying (MFSK) modulation are generally fast hopping, while binary differentially coherent
phase-shift keying (DPSK) modulation is often used with slow frequency hopping [Mag94]. A
quadrature direct digital synthesizer (QDDS) is a core of this synthesizer/modulator, because it
is ideal for signal generation of signals for the FH/SS systems. In the QDDS, it is easy to
modulate both the phase and frequency with rapid carrier frequency hopping. With a variable
signal to interference ratio (SIR) between hops it is better to allocate more bits to the channels
(hops) with a good SIR. Therefore, a maximum throughput is achieved by adapting channel
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Figure 10.1. Block diagram of a synthesizer/modulator.
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bandwidths, modulation formats, frequency hopping and data rates. By programming the
QDDS, the adaptive channel bandwidths, modulation formats, frequency hopping and data rates
are easily achieved.
The block diagram of the architecture is shown in Figure 10.1. The QDDS produces sine waves
in quadrature with a frequency selectable from dc to 40 MHz. After low-pass filtering, these
sine waves could be respectively up-converted by quadrature outputs from a 2.442 GHz local
oscillator (LO). If the two up-converted outputs are added, the output frequency ranges from
2.442 GHz to 2.482 GHz; if they are subtracted, the frequency ranges from 2.402 to 2.442 GHz.
The signed I-Q frequency synthesis architecture reduces the highest frequency required from
the QDDS to 40 MHz, however this covers the desired 80 MHz hopping bandwidth. In TDD
(Time-Division-Duplex) systems this architecture can use both the frequency synthe-
sizer/modulator and a LO for the receiver, because the architecture can generate the transmit
signal and the LO signal with a resolution of a few subhertz to the receiver [Rof98]. In this ar-
chitecture the fixed frequency LO is used, and all the hopping carriers in the frequency band are
generated by the QDDS. Then a voltage control oscillator (VCO) could be embedded in a wide-
band PLL. The wide PLL loop bandwidth allows reduced close-in phase noise requirements to
be imposed on the VCO.
10.2 Design Requirements
The QDDS produces sine waves in quadrature from dc to 40 MHz. If the QDDS generates fre-
quencies close to one half of the clock frequency, the first image becomes more difficult to fil-
ter. If the QDDS output band is limited to approximately 30% of the clock frequency, then the
transition band of the on-chip filter is not so steep. To meet this requirement, the clock fre-
quency of the QDDS was chosen to be 150 MHz. The word length of the on-chip digital-to-
analog (D/A) converters was selected to be 10 b. Extra bits give no benefits at high output and
clock frequencies, because dynamic non-linearities dominate the D/A converter output spec-
trum. The phase accumulator word length was chosen to be 32 bits to achieve a frequency
resolution of 0.0349 Hz at the clock rate of 150 MHz (2.2). Since the amount of memory re-
quired to encode the entire width of the phase accumulator would be prohibitive, only 12 of the
most significant bits of the accumulator output are used to calculate the sine wave samples. The
phase resolution of 12 bits results in a spurious performance due to the phase accumulator trun-
cation of -72 dBc [Nic88]. The 12-bit phase and the 10-bit amplitude resolution are required to
obtain the worst-case digital output spectral purity of -70 dBc [Yam98], which will be below
the spur level of the 10-bit D/A-converter at 150 MHz.
The images of the D/A converter output must be removed by a lowpass filter (LPF), otherwise
there will be in-band intermodulation products after up-conversion mixing. An alternative
method is to use a large over-sampling ratio between the D/A converter output and clock fre-
quency [Rof98]. The images are suppressed by an off-chip bandpass filter [Rof98]. This method
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requires a high over-sampling ratio, because the image frequencies must be higher than the out-
put frequency band plus the transition band of the off-chip bandpass filter. This leads to high
power consumption and D/A converter output spectrum degradation due to the high clock fre-
quency. Furthermore, up-conversion mixers must be highly linear to avoid in-band spurs. It
should be pointed out that the method in [Rof98] performs bandpass filtering after mixing,
whereas the system here performs lowpass filtering before mixing.
The lowpass filter requirements are: a cut-off frequency of 50 MHz, a stopband attenuation
more than 60 dB, a passband ripple of 0.5 dB and a stopband edge of 100 MHz. A low-order re-
alization is used to reduce the size and power consumption. A fifth-order elliptic filter fulfills
the requirements (see Table 6.2). The elliptic filter has a peaking in the group delay response
around the cut-off frequency. High frequency parasitic problems generally result in a peaking in
the amplitude response around the cut-off frequency. For these reasons, the cut-off frequency of
the filter is 10 MHz above the QDDS maximum output frequency.
10.3 Quadrature IF Direct Digital  Synthesizer
10.3.1 Direct Digital Synthesizer with Quadrature Outputs
The QDDS architecture used in this design was originally introduced in [Tie71]. The block dia-
gram of the QDDS is shown in Figure 10.2. The input word (phase increment word) to the
phase accumulator controls the frequency of the generated sine/cosine wave. The phase value is
generated by using the modulo 232 overflowing property of a 32-bit phase accumulator. The rate
of the overflow is the output frequency. The phase accumulator addresses the sine/cosine read
only memories (ROMs), which convert the phase information into the values of a sine/cosine
wave. The sine/cosine ROM outputs are fed to the D/A converters, which develop a quantized
analog sine/cosine wave.
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Figure 10.2. Block diagram of a quadrature direct digital synthesizer.
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A straightforward implementation of the sine/cosine memory requires 2 × 212 × 10-bit ROMs,
which access time reduce the maximum QDDS clock frequency considerably below 150 MHz.
Therefore a sine/cosine memory compression technique is applied to reduce the size and access
time of the sine/cosine ROMs [Tan95a]. This QDDS architecture takes advantage of the quar-
ter-wave symmetry of a sine/cosine wave to reduce ROM storage requirements. Alternately,
one could take advantage of the eighth wave symmetry of a sine and cosine waveform
[McC84], [Tan95a]. Sine and cosine samples need only be stored from 0 to π/4. Due to a cor-
rection possibility of quadrature modulator analog phase errors by a digital phase distortion, the
sine and cosine branches are not necessary in quadrature in the digital domain (see Section
10.3.3). So this more efficient sine/cosine memory compression method cannot be used. The
word length of the sine/cosine ROMs could be shortened by 2 b, when the sine/cosine ROMs
store the difference between the sine/cosine amplitude and phase (storing [sin(πx/2)-x] and
[cos(πx/2)- x ], where x is a phase address) [Tan95a]. The trade-off is extra adders at the output
of the sine/cosine ROMs to perform the operations ([sin(πx/2)-x] + x) and ([cos(πx/2)- x ] + x ).
This method is not used, because the extra adders counteract the benefits in the chip area, and
the 2-bit reduction in the output has a negligible effect on the speed of the ROMs in this design.
The coarse sine/cosine ROMs provide low resolution samples, and the fine sine/cosine ROMs
give additional resolution by interpolating between the low resolution samples in Figure 10.2.
The 212 × 10 sine/cosine samples are compressed into 27 × 7 coarse samples and 27 × 3 fine
samples, resulting in a compressing ratio of 32:1. A FFT of the compressed ROM contents
gives the worst-case digital output spectral purity to be -74 dBc. However, the phase accumu-
lator truncation to 12 bits is still the source of the worst-case digital output spur.
10.3.2 Modulation Capabilities
The chip has modulation capabilities that include a frequency and phase modulation. The fre-
quency modulation could be superimposed on the hopping carrier by simply adding and sub-
tracting a frequency offset to/from the phase increment word (∆P). The phase modulation is ac-
complished by adding a phase modulation word (PM) to the phase accumulator output before
addressing the sine/cosine ROMs. The chip accepts a 12-bit word for phase modulation.
10.3.3 Phase Offset
The I and Q components entering from the QDDS-based quadrature modulator pass through the
active lowpass filter and mixer combination, which results in phase differences between the two
output branches. The phase splitter at the fixed frequency LO does not produce an exact π/2
separation due to process variations, so two LO signals departure from the quadrature. For in-
stance, with a 5 degree phase mismatch, the maximum achievable single side-band suppression
is only 27.2 dB. These phase errors could be compensated by phase pre-distortion [Jon91],
which is accomplished by adding a phase offset to the cosine phase value in Figure 10.2. The
phase offset value can be adjusted with DSP techniques as described in [Jon91]. The resolution
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of the phase offset is 0.088° (360°/212). Assuming the amplitude balance between the two
branches is perfect, the image rejection is more than 62 dBc with this phase offset resolution.
Furthermore, amplitude imbalances and LO leakage could be compensated by an algorithm de-
scribed in [Fau91]. Test vector signals for this algorithm could be generated from sine/cosine
ROMs by selecting appropriate phase addresses with the phase offset and phase modulation
words.
The sign select control in Figure 10.1 is implemented digitally. After adding a 180° phase offset
to the phase offset register, the two branches are added (see Appendix C). Without this phase
offset the two branches are subtracted. Thus the lower or higher sideband is selected.
10.4  Circuit Design
10.4.1 Phase Accumulator
A full adder with a word length of 32 bits is necessary to produce the phase address for the
sine/cosine ROMs. One possible candidate for this design is a pipelined carry ripple adder. To
achieve 150 MHz operation, a kernel carry rippling 4-bit adder must be used. Due to the large
word length needed, this adder would have to be extensively pipelined. This would result in the
use of many registers and would impact the loading of the clock network. To reduce the latency
and number of pipeline stages, a carry increment adder (CIA) is used (see Figure 10.3). In the
CIA the sum and carry-out are computed at the first stage for carry-in zero (FAC = 0). In the
second stage, the carry-in is used to pass or increment the pre-computed sum (incS) and carry-
out (incCo) for a carry-in of one. The gates in the first block of the CIA are the well known
generate (AND) and propagate (XOR) cells, while the increment can be computed using an
XOR for the sum and an AND-OR for the carry-out. The 1-bit carry increment adder is ex-
tended to a 2-bit adder. The delay from carry-in to carry-out of the 2-bit adder is a single AND-
OR gate delay. An 8-bit kernel adder of the phase accumulator is composed of four 2-bit adders.
To achieve 150 MHz throughput, the carry is latched between successive 8-bit kernel adder
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Figure 10.3. 1-bit full adder structure implemented in CIA logic, logic diagram of the CIA.
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stages. To meet the parallel input/output requirements, skewing registers are inserted into the
phase accumulator for pre-skewing and de-skewing purpose.
To reduce the cycle time and size of pipeline stages further, the outputs of the 8-bit adder and
the D-flip-flops are combined to form “logic-flip-flop” (L-FF) pipeline stages [Yua89],
[Rog96]. Thereby, their individual delays are shared, resulting in a shorter cycle time and a
smaller area. Table 10.1 summarizes the maximum operation speed and power consumption of
different QDDS blocks.
10.4.2 ROM Block
The decoders for the word and bit lines use pseudo-NMOS logic [Tan95a]. The high perform-
ance bit selection is achieved by using a hierarchical evaluation scheme [Duh95]. To achieve
high densities and good speed performances, the ROM memory point matrix is a wired-NOR
array implementation in which a set of MOS transistors is connected in parallel to a bit line.
Details pertaining to the design of the ROM block are discussed in Section 9.5.1.
Table 10.1. Power consumption and maximum operation frequency of the QDDS blocks based
on SPICE simulations with worst-case parameters.
Block of QDDS Power consumption at 150 MHz
(fout = 1/3 of fclk)
Maximum operation frequency
Phase accumulator 40 mW at 3.3 V 150 MHz at 3.3 V
Additional logic 94 mW at 3.3 V 150 MHz at 3.3 V
ROMs 160 mW at 3.3 V 220 MHz at 3.3 V
D/A converters 20 mW at 3.3 V 250 MHz at 3.3 V
QDDS circuit 314 mW at 3.3 V 150 MHz at 3.3 V
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10.4.3 D/A Converter
The segmentation of a few of the most significant bits is usually used to minimize the glitch en-
ergy at the code where MSB switches from zero to one, and all other bits switch from one to
zero. Simulations show that the following on-chip lowpass filters determine the worst-case spu-
rious signal, therefore the segment architecture is not used.
The 10-bit D/A converter topology in Section 9.5.2 is design by CMOS technology in this sec-
tion. In the two-stage weighted current array, only 31 most significant bit (MSB) and 31 least
significant bit (LSB) equivalent unit current sources are required for a 10-bit D/A converter (see
Section 9.5.2). The proper weighting between the two current arrays is realized with the bias
current ratio of 1:32 in Figure 10.4. In the case of a 10-bit D/A-converter, an error in the bias
current ratio must be below 1.7 %, and then the error in linearity is less than ± ½ LSB [Wal97].
In the two-stage current array the bias current to the LSB current array is generated from the
MSB current array. This is often done in bipolar designs, but also applied in CMOS [Chi94]. In
this D/A converter these two bias currents are generated with current mirrors from the reference
current. This solution is better suited to low voltage realizations. The cascode folding stage sets
the voltage range of the D/A converter output compatible with the lowpass filter input in Figure
10.4.
The voltage variation in the common source node of the differential pair causes the stray ca-
pacitance to be charged and discharged, which in turn slows down the settling of the output cur-
rent. The voltage variation is minimized by overlapping the control signals in such a way that
their cross point lies slightly below the maximum voltage level, as shown in Figure 10.5. This is
done using a differential buffer with a cross-coupled PMOS load. The capacitive coupling to the
analog output is minimized by limiting the amplitudes of the control signals to be just high
enough to switch the tail current completely to the desired output branch of the differential pair.
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Figure 10.5. Control voltage adjusting stage and current switch. Control waveform is shown
below the schematic.
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The amplitude limited control waveform is obtained from the output of a source-coupled pair
loaded with resistors. Short channel switch transistors were used to achieve the maximum speed
and minimum glitch energy, and cascode current sources were used to produce a high output
impedance.
10.4.4 Lowpass Filter
The continuous time lowpass filter is realized with a Gm - C technique, which is suitable for the
design of low-voltage high frequency filters [Kol98]. The basic building block in this filter is a
current integrator. The current mode topology is selected, because the D/A converter output has
a current output. So an additional I-V converter is avoided. A circuit realization of a lossy inte-
grator using a multi-output linearized transconductor is presented in Figure 10.6. In order to in-
crease the impedance seen by the integrating node, an additional transimpedance driver has
been developed. It provides a low impedance load to the transconductance block and high im-
pedance in parallel with the integrating capacitor. A high transimpedance is achieved with the
cascode current source (MP1-6) which is controlled by a common-mode feedback (CMFB)
loop. The block of the CMFB consists of a common-mode sensing double differential pair
[Kos98].
For better simulation accuracy a linearization method using MOS transistors operating in one
operation region only is preferred. This operation region is preferably the saturation region be-
cause of the better speed and noise performance compared to other operation regions. The line-
arity of the transconductor was improved by using dynamic biasing [Dup90], which provides
good linearization also at high frequencies. It makes it also possible to use relatively large sig-
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nal currents compared to the bias current [Kol98]. This is not possible in a current mirror ap-
proach [Lee93] where bias currents should be very large compared to the signal currents in or-
der for there to be good distortion properties.
In Figure 10.6 the transconductor uses PMOS transistors as main elements (MP1A-2B) and the
dynamic biasing is generated by a PMOS differential pair (MP3 and MP4) [Kos98]. A dynamic
bias current is generated by taking the common source current of the PMOS differential pair
( )i i i v V V v V V V V vDB D D d CM T d CM T CM T d= + = + −

 + − + −



 = − +1 2
2 2
2 2
2 2 2 2 4
β β β β . (10.1)
The above equation shows that the bias current depends on the square of the common-mode in-
put voltage VCM and the square of the differential input voltage vd. This generated bias current
(iDB) is subtracted from both drain currents of the output transistors (MP1A-2B) by a NMOS
current mirror (MN3 and MN1A-2B) with a mirroring ratio of ½. The results are output cur-
rents:
( ) ( )i i i i v V V V V v v V VoA oB D DB d CM T CM T d d CM T+ += = − = + −  − − − = −1
2
2 2
2 2 2 2 8 2
β β β β
, (10.2)
( ) ( )i i i i v V V V V v v V VoA oB D DB d CM T CM T d d CM T− −= = − = − + −  − − − = − −2
2
2 2
2 2 2 2 8 2
β β β β
, (10.3)
which depend linearly on vd, and the VCM-VT sets the transconductance. Because the transcon-
ductance depends on the common-mode input voltage VCM, the CMFB loop is needed to set the
common-mode voltage at the transconductor input in Figure 10.6. The linearization accuracy is
degraded by transistor mismatches. However, due to the balanced structure, the even-order dis-
tortion terms are reduced. In order to minimize the effect of the channel length modulation the
common drain node of transistors MP3, MP4 and MN3 is set to the same potential as the tran-
simpedance driver inputs. This is done by a cascode structure of transistors MN4-5 and MP5-6.
The ladder filter implementation of the fifth order elliptic filter is presented in Figure 10.7. Net
phase lag errors are minimized by adding extra zeros with additional series resistors in the sec-
ond and fourth integrator. The resistance RZ is realized with a diode connected NMOS transistor
biased in the saturation region. The value of the resistor can be controlled by adjusting the bias
current of the transistor. To reduce the level of distortions, scaling for minimum distortions has
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Figure 10.7. Realized filter.
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been carried out. Details pertaining to the design of the lowpass filters are discussed in [Kos98].
Table 10.2 shows the simulated performance of the filter. Relatively high power dissipation is
due to the large current amplitude at the input of the filter. In order to keep the distortion level
low and to have a large dynamic range, the bias current has to be kept at the same level as the
maximum peak signal current. The dynamic range, defined as the input signal amplitude at 0.18
% THD (total harmonic distortion) divided by the total rms noise integrated over 50 MHz, was
57 dB.
10.4.5 Layout
A problem inherent in high-speed CMOS chips is switching noise. The analog parts of this chip
are implemented with a balanced design, which results in reduced even-order harmonics and
provides common-mode rejection to disturbances. The layout is symmetric to obtain a good
cancellation of common mode disturbances. To minimize the coupling of the switching noise
from the digital logic to the analog output, the power supplies of the digital logic and the analog
part are routed separately. To reduce the supply ripples even further, additional supply and
ground pins are used to reduce the overall inductance of packaging. Since the substrate is low
ohmic, the most efficient way to decrease the noise coupling through the substrate is to reduce
the inductance between the ground and the substrate [Su93]. In this circuit this inductance is
small, because a die with a conductive glue on the backplane is connected to the ground level
Table 10.2. Simulated filter performance.
Cut-off frequency 50 MHz
Stopband rejection (f > 100 MHz)  > 52 dB
THD (input current 500 µApp) -55 dBc (0.18 %) @ 15 MHz
RMS noise (50 MHz BW) 160 µVRMS @ Output Voltage 320 mVpp
Dynamic range 57 dB (0.18% THD)
Power dissipation 91 mW at 3.3 V
Filter area 0.56 mm2

&

)

?"


1
%3

%3

Figure 10.8. Evaluation system.
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through several bonding wires and package pins. Furthermore, all digital and analog parts are
surrounded by separate guard rings to minimize noise coupling to the analog output through the
substrate. Separate pads connect the guard rings to the off-chip ground.
To eliminate process related gradients in the D/A converter current source transistor arrays, the
unit current sources are distributed in common centroid arrays, surrounded by dummy transis-
tors [Bas91]. Equal substrate potential over the array is guaranteed by adding substrate contacts
between the transistors.
10.5 Experimental Results
To evaluate the IC, a test board was built, and a computer program was developed to control the
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Figure 10.9. Measured DNL error is 0.43 LSB and INL error is 0.35 LSB.
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measurement. The phase increment word and other control signals are loaded into the test board
via the parallel port of a personal computer. In a measurement set-up, the packaged chip is
mounted on a 2-layer printed-circuit board. The evaluation system is shown in Figure 10.8.
A separate chip with the D/A converter utilized by this frequency synthesizer/modulator has
also been fabricated. Figure 10.9 shows that typical integral linearity (INL) and differential
linearity (DNL) errors are 0.43 and 0.35 LSB, respectively. In measurements, the clock fre-
quency of the QDDS was 150 MHz. Figure 10.10 illustrates a spectrum plot of a 5 MHz output
sine wave at the digital output. The spurious free dynamic range (SFDR) is 72.2 dBc. In the
QDDSs, most of the spurs are generated less by digital errors (truncation or quantization errors)
and more by analog errors in the D/A converter and the lowpass filter such as clock feed-
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Figure 10.11. Spectrum of 5 MHz output sine wave at the D/A converter output, where the
clock frequency is 150 MHz.
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Figure 10.12. Spectrum of 5 MHz output sine wave at the lowpass filter output.
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through, intermodulation, and glitch energy. Figure 10.11 illustrates a spectrum plot of a 5 MHz
output sine wave at the D/A converter output. The SFDR is 57.6 dBc. Figure 10.12 illustrates a
spectrum plot of a 5 MHz output sine wave at the lowpass filter output. The SFDR is 54.9 dBc.
Figure 10.13 shows the photomicrograph of the chip. Distribution of chip area among various
blocks is shown in Figure 10.14, while the contribution of each block to the overall power con-
sumption is shown in Figure 10.15. In Figure 10.15, the wideband lowpass filters consume a lot
of power compared to the D/A converters. Table 10.3 summarizes the measured performance of
the realized IC.
10.6 Summary
The CMOS quadrature IF frequency synthesizer/modulator chip with a signal bandwidth of 80
MHz has been designed and fabricated in a 0.5 µm CMOS. The highly integrated CMOS IF
chip eliminates the need to route signals on low impedance lines between chips, thus saving
power being wasted in buffers. This quadrature IF frequency synthesizer/modulator is intended
for use in a wide variety of indoor/outdoor portable wireless applications in the 2.4-2.4835 GHz
ISM frequency band. By programming the quadrature direct digital synthesizer, adaptive chan-
nel bandwidths, modulation formats, frequency hopping and data rates are easily achieved.
Figure 10.13. Photomicrograph of the chip.
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DACs
14%
QDDS
67%
LPFs
19%
Figure 10.14. Distribution of the chip area among various blocks. The core area of the chip is
9 mm2.
LPFs
37%
QDDS
59%
DACs
4%
182 mW
294 mW
20 mW
Figure 10.15. Distribution of power dissipation among various blocks. The total power dissi-
pation is 496 mW.
Table 10.3. Measured frequency synthesizer/modulator performance.
Output bandwidth 80 MHz
Frequency resolution 0.0349 Hz (at 150 MHz)
Transistor count 17803
Power dissipation 496 mW at 3.3 V
Die/Core size 24 mm2/ 9 mm2
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11. Multi-Carrier QAM Modulator
11.1 Introduction
For several years, code-division multiple access (CDMA) systems have gained widespread in-
terest in mobile wireless communications. Wideband code division multiple access (WCDMA)
[ETSI98] uses a wider channel compared to a narrowband CDMA channel [TIA93], which im-
proves frequency diversity effects and therefore reduces fading problems. Due to its resistance
to multipath fading, and other advantages such as increased capacity, the WCDMA was se-
lected by the European Telecommunications Standards Institute (ETSI) for wideband wireless
access to support third-generation services. This technology is optimized to make possible very
high-speed multimedia services such as full-motion video, Internet access and videoconferenc-
ing.
In this WCDMA system, four QAM modulated carrier frequencies are generated in a base sta-
tion. In conventional solutions, the four carriers are combined after power amplifiers (PAs) as
shown in Figure 11.1. This chapter describes an architecture, where a multi-carrier QAM
modulated IF signal is up-converted by two mixers and bandpass filters (BPFs) to RF, as shown
in Figure 11.2. This saves a huge number of analog components, many of which require pro-
duction tuning. Consequently, an expensive and tedious part of the manufacturing is eliminated.
A single linear multi-carrier PA replaces the conventional high-level combination of individual
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Figure 11.1. Conventional multi-carrier transmitter in base station.
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amplifiers using selective cavities. The power losses in a hybrid combiner are avoided. The
proposed multi-carrier QAM modulator does not use an analog I/Q modulator, therefore the dif-
ficulties of adjusting the dc offset, the phasing and the amplitude levels between the in-phase
and quadrature phase signal paths are avoided. The analog I/Q modulator causes a considerable
part of the error vector magnitude (EVM) in a practical design [Ota96]. The drawback of the
proposed system is high linearity requirements for the wideband up-conversion mixers and the
linearized PA, because four carriers are passing through them. However, the linearized PA is
also needed in the case of the single carrier, because the modulation method used does not have
a constant envelope.
This thesis only concentrates on the parameters of the digital multi-carrier QAM modulator,
which generates the IF signal in Figure 11.2. The block diagram of the multi-carrier QAM
modulator is shown in Figure 11.3. The analysis of spurs, harmonics and noise from the filters,
mixers and the power amplifier is beyond the scope of this thesis.
11.2 Architecture Description
11.2.1 Multi-Carrier QAM Modulator
The QAM modulator includes a pair of root raised cosine filters (α = 0.22) and three half-band
filters connected to the CORDIC rotator, for directly translating the baseband signal into IF (5 –
25 MHz). The frequencies of the four carriers can be independently adjusted digitally. The four
QAM modulated carriers are combined as shown in Figure 11.3. The multi-carrier signal is then
filtered by an inverse sinx/x filter to compensate for the sinx/x roll-off function inherent in the
sampling process of the digital-to-analog conversion. The analog IF signal is up-converted by
two mixers and bandpass filters to RF, as shown in Figure 11.2.
The number of samples per symbol (S) and the clock frequency (fclk) of the multi-carrier QAM
modulator are related by
,))((4.2 BNfSff IFsymclk ×+×≥×= (11.1)
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Figure 11.2. Multi-carrier QAM modulator and up-conversion chain.
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where the symbol rate (fsym) is 3.84 Mb/s, fIF is 5 MHz, the number of channels (N) is 4 and the
carrier spacing (B)
 
is 5 MHz. When S is 16, and fsym is 3.84 Mb/s, fclk is 61.44 MHz. As the
multi-carrier QAM modulator generates frequencies close to one half of the clock frequency the
first image becomes more difficult to filter. Therefore, the output frequency is limited approxi-
mately to 0.41 times the clock frequency. Thus in (11.1) the clock frequency is 2.4 times higher
than the maximum output frequency. In Figure 11.2 the first bandpass filter is difficult to im-
plement, if the output frequency range begins near dc. Therefore the digital multi-carrier QAM
modulator output range is from 5 MHz (fIF) to 25 MHz, so that the transition band of the first
bandpass filter must be below 10 MHz in Figure 11.2.
11.2.2 CORDIC-Based QAM Modulator
The block diagram of the conventional QAM modulator is shown in Figure 2.5. The output of
the QAM modulator is
),sin()()cos()()( nnQnnIns QDDSQDDS ωω +=        (11.2)
where ωQDDS is the output frequency of the quadrature direct digital synthesizer (QDDS), and
I(n), Q(n) are pulse shaped and interpolated quadrature data symbols [Tan95a].
The QAM modulator performs a circular rotation of [I(n), Q(n)]T. The circular rotation can be
implemented efficiently using a CORDIC algorithm, which is an iterative algorithm for com-
puting many elementary functions [Vol59]. In the receiver, the CORDIC-based digital de-
modulator was presented in [Che95]. However, the problem of this structure is a long latency
time, because the CORDIC algorithm is an iterative algorithm. This can cause a stability prob-
lem, since the demodulator has a feedback loop for phase tracking. In this QAM modulator the
long latency time is not a problem, because there is no feedback loop as shown in Figure 11.4.
In Figure 4.1, a pair of rectangular axes is rotated clockwise through the angle Ang by the
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Figure 11.3. Multi-carrier QAM modulator.
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CORDIC algorithm; then the coordinates of a vector transform from (I, Q) to (I’, Q’)
).sin()cos(’
)sin()cos(’
AngIAngQQ
AngQAngII
−=
+= (11.3)
The QAM modulator could be implemented by taking the I’ term (in-phase) at the CORDIC
circular rotator output. These equations can be rearranged so that
   
[ ]
[ ].)tan()cos(’
)tan()cos(’
AngIQAngQ
AngQIAngI
−=
+=
    (11.4)
Arbitrary angles of rotation are obtainable by performing a series of successively smaller ele-
mentary rotations. The rotation angles are restricted to tan(Angi) = ±2-i so that the multiplication
by the tangent term will be reduced to binary shift operations. The iterative rotation can now be
expressed as
[ ]
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)),2(cos(tan
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(11.5)
where di = -1 if zi < 0, and +1 otherwise. In rotation, the third variable z (phase value) is iterated
to zero
).2(tan 11 iiii dzz −−+ −=  (11.6)
While the inverse tangent of 20 is only 45°, the circular rotator must accommodate angles as
large as ± 180°. Therefore, the initialization cycle, which performs ±90° rotation, is added:
),2(tan2
,
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dzz
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QdI
in
in
in
(11.7)
where d = -1 if zin < 0, and +1 otherwise.
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Figure 11.4. Details of the single QAM modulator in the multi-carrier QAM modulator
(Figure 11.3). R is number of taps in FIR.
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Removing the scaling constant (Ki) from the iterative equations yields a shift-add algorithm for
the vector rotation. This constant approaches 0.6073 as the number of iterations goes to infinity
therefore, the CORDIC rotation algorithm has a gain of approximately 1.647 (4.5). If both the
vector component inputs achieve their full scale simultaneously, the maximum magnitude of the
resulting vector is 1.414 times the full scale. As the CORDIC rotator has a gain of approxi-
mately 1.647, the maximum output is 2.33 times the full-scale input. The CORDIC rotator re-
quires 2 ’guard’ bits to accommodate the maximum growth without overflowing. In Figure 11.4
the last half-band filter coefficients could be scaled so that only one guard bit is required.
The block diagram of the CORDIC circular rotator is shown in Figure 11.5. To implement the
CORDIC rotator, only pipeline registers, adders/subtracters and binary shifters are used. In or-
der to minimize the wiring expense for shift operations between two stages, both data paths for
I and Q should be bit-by-bit interleaved with one another. The amount of residual angle be-
comes smaller in successive iteration stages, therefore the word length in the angle computation
block can be reduced approximately by one bit after each iteration [Gie91].
The expected signal-to-noise floor ratio is 83.53 dBc (4.34), when ba is 16 bits, 16 is fractional
bits in I and Q data paths (bb), 13 iteration stages (n), BW is 0.125 and Px is 1. This signal-to-
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Figure 11.5. Block diagram of CORDIC circular rotator.
Table 11.1. Assumed digital multi-carrier modulator specifications in WCDMA base station.
First adjacent channel power -65 dBc/3.84 MHz
Second adjacent channel power -65 dBc/3.84 MHz
Third adjacent channel power -65 dBc/3.84 MHz
Modulation Dual Channel QPSK
Carrier spacing 5 MHz
Number of carriers Four
EVM at digital output 2% rms or less
Frequency error 0.02 ppm × 2 GHz ≈ 40 Hz
Symbol rate for I and Q data 3.84 Mps
Input word length 13 b
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noise floor ratio fullfils the adjacent/first alternate channel to the channel power requirements
from Table 11.1.
11.2.3 Phase Accumulator
The input word (phase increment word) to the phase accumulator controls the frequency of the
generated QAM modulated signal. The phase value is generated by using the modulo 2j over-
flowing property of a j-bit phase accumulator. The frequency resolution will be 3.7 Hz by (2.2),
when fclk is 61.44 MHz, and j is 24. The frequency resolution is much better than the given fre-
quency error specification in Table 11.1 [ETSI98]. The drift of the LOs can be compensated by
the CORDIC rotator, having a frequency resolution of 3.7 Hz. The output of the phase accu-
mulator (zIN) is the address to the CORDIC circular rotator as shown in Figure 11.5.
11.2.4 Inverse Sinx/x Filter
Digital-to-analog converters exhibit a fully sampled-and-hold output that causes amplitude dis-
tortions in the spectrum of the converted analog signals [Sam88]. This corresponds to a lowpass
filtering function expressed as
,)/(sinc)( clkfffH π= (11.8)
where fclk is the clock frequency of the multi-carrier QAM modulator. In the multi-carrier QAM
modulator the output band is from 5 MHz to 25 MHz. This introduces a droop of –2.4149 dB,
h(0) = h(8) = 1/1024
h(1) = h(7) = -1/256
h(2) = h(6) = 1/64
h(3) = h(5) = -1/16
h(4) = 1 - 1/4
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Figure 11.6. Frequency response and impulse response coefficients of a 9-tap FIR compensa-
tion filter (--- ideal compensation filter).
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which is not acceptable. One method is to compensate the sinx/x roll-off by the pre-equalizer
(see Figure 2.5). This requires four complex equalizers in this multi-carrier QAM modulator.
Therefore the droop is compensated with the inverse sinx/x filter in the IF frequency. The in-
verse sinx/x filter is designed so that the frequency bands (0-5 MHz and 25-30.72 MHz) are de-
fined as “don’t care bands”. Attempting to compensate the distortion over the entire Nyquist
bandwidth requires significantly longer filters. The inverse sinx/x filter was designed by the
method in [Sam88]. The impulse response coefficients and the frequency response of the filter
are shown in Figure 11.6. The peak error is ± 0.0327 dB over the frequency band from 5 MHz
through 25 MHz in Figure 11.6.
11.3 Filter Architecture and Desig n
11.3.1 Filter Architecture
In the multi-carrier QAM modulator, phase distortion cannot be tolerated, thus the filters are re-
quired to have a linear phase response. It is well known that a FIR filter can be guaranteed to
have an exact linear phase response if the coefficients are either symmetric or antisymmetric
about the center point. Multirate systems are efficiently implemented using the polyphase
structure in which sampling rate conversion and filtering operations are combined. It can be
shown that for an interpolation of M, a N-tap filter running at the sampling rate, Fs, is equiva-
lent to M N/M-tap subfilters running at Fs/M. The decomposition into subfilters is accomplished
by sampling every Mth coefficient of the original impulse response. When the prototype filter
has symmetric or antisymmetric coefficients, however, the decomposition of the filter into M
subfilters will usually result in subfilters with unsymmetric coefficients, and, thus, possibly in-
creased complexity as compared to the prototype filter. In fact, at most, two of the subfilters
have (anti)symmetric coefficients [Haw96]. In Figure 11.4 the root raised cosine filter (α =
0.22) is an interpolating FIR with a 1:2 interpolation ratio, and so the both subfilters have sym-
metric coefficients. The subfilters were implemented using the transpose direct form structure
in order to use common subexpression sharing [Har96].
Taking advantage of the fact that in the multi-carrier QAM modulator (see Figure 11.3) data
streams in the four I and Q paths are processed with the same functional blocks, a further hard-
ware reduction could be achieved by using interleaving techniques [Jia97]. The structure of the
interleaved polyphase filter with an interpolation of 2 is presented in Figure 11.7. The inter-
leaver combines K data streams into one stream, which is clocked with a K times higher sam-
pling frequency. The two subfilters E(z) and O(z) in the polyphase decomposition are replaced
with E(zK) and O(zK). The deinterleaver is used to arrange data samples into the desired order in
time. The sampling frequency (clock frequency) is limited by dividing the data to N streams
(deinterleaving). The maximum sampling frequency is 61.44 MHz from (11.1). This leads to
the filter chain presented in Figure 11.8. The interleaving technique also reduces the level of in-
band interference at the output of the on-chip D/A converter generated by the substrate-coupled
clock signals, because the amount of hardware using the lower (in-band) frequencies is reduced.
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Half-band filters are filters whose passband and stopband have symmetry at the ¼ sampling
frequency. In three half-band filters all but one of the odd coefficients are zero, thereby reduc-
ing the hardware complexity by approximately 50%. This reduction, coupled with their sym-
metric impulse responses, allows the first, second and third half-band filters to be specified by
only 7, 4, 4 non-zero coefficients, respectively. The magnitude response of the three half-band
filters and the root raised cosine (α = 0.22) filter are shown in Figure 11.9. The combination of
the filters provides more than 75 dB image rejection.
11.3.2 Root Raised Cosine Filter Coefficient Design
The root raised cosine filter (α = 0.22) was designed to maximize the ratio of the main channel
power to the adjacent channels’ power under the constraint that the EVM is below 2%. A 2%
EVM is assigned to the digital parts (from Table 11.1). The 37-tap root raised cosine filter is
characterized by an EVM of 0.56%.
The N-tap transmit filter is characterized by the coefficient vector h = (h0, h1, ..., hN-1)T, which is
clocked at the rate M/T corresponding to an over-sampling ratio M. The receive filter (hr) is a K
tap filter, which is M times over-sampled from the root raised cosine function. The transmit fil-
ter is convolved with the receive filter. Ideally, the result of the convolution will be an ideal
raised cosine filter. There will be an EVM due to the truncation of the receive filter impulse re-
sponse, if the length of the receive filter is short. Therefore, it is better to use a long receive fil-
Inter-
leaver
K : 1
E(ZK)
O(ZK)
Deinter-
leaver
2 : N
K × Fs
Figure 11.7. Interleaved polyphase filter (interpolation ratio of 2).
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Figure 11.8. Interleaved filter chain.
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ter so that the transmit filter will dominate the EVM.
The transmit and receive filter lengths are assumed to be either even or odd, so as to have one
middle sample for decision in the composite pulse RC(n). The convolution of the transmitter
and receiver filters should satisfy the zero inter-symbol interference constraint:
,,...,2,1,,0)( LllMnnnRC c =±== (11.9)
where nc is the center tap and M is the over-sampling ratio. The center tap is (N+K-2)/2. The
total number of the terms in (11.9) is 2L, where L = nc/M, and x denotes the integer part of x.
The equation (11.9) can be written as
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∑ (11.10)
where the elements of the “shift” matrices Sl are zero, except si,k(l) = 1 for i - k = (N-K)/2 + Ml
[Che82]. The “shift” matrices Sl are N × K matrices.
The passband ripples of the linear phase half-band filters (interpolation filters in Figure 11.4)
cause EVM as well, which could be partly compensated for by pre-distortion of the pulse shap-
ing filter. The receive filter (hr) could be convolved with the interpolation filters. This convolu-
tion could be calculated with the noble identities [Vai93]. The result is decimated back to the M
over-sampled ratio and convolved with the transmit filter in (11.10).
One code channel is transmitted, when the EVM is measured. The EVM consists of two com-
ponents, which are mutually uncorrelated:
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where 2eδ is the quantization noise due to finite word length effects. The D/A converter domi-
nates this quantization noise, because it is the most critical component. The effect of the D/A
converter word length on the EVM is shown in Figure 11.12. The ISI term is
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and W is a N × N matrix. The EVM is scaled with the symbol magnitude in (11.21). Therefore,
a linear constraint is added to guarantee proper scaling of the pulse peak
.1)( 0 == hrShnRC Tc  (11.13)
The lowpass channel energy (Ec) from dc to fb (lowpass channel’s cut-off frequency) is
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where R is a N × N matrix with elements
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The stopband energy (Es) from fs (stopband corner frequency) to M/(2T) is
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where V is a N × N matrix with elements
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The ISI can be traded off against the power ratio of the main channel power to the adjacent
channels’ power. The ISI performance decreases while the power ratio of the main channel
power to the adjacent channels’ power increases. The cost function, which should be maxi-
mized, is written as
.
2
ISIsc cEbEaE δ×−×−×= (11.18)
The objective is to maximize the ratio of the main channel power to the adjacent channels’
power under the constraint that the ISI is below 2%. Therefore weighting terms, a, b and c are
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added. No well-developed method exists for choosing the weighting terms, a, b and c. Suitable
values have to be found by trial and error. Employing the Lagrangian method for the maximi-
zation of (11.18) subject to (11.13), the objective function is
),1(
)1(),(
0
0
−−=
−−×−×−×=Φ
hrShhDh
hrShhWhchVhbhRhah
TT
TTTT
λ
λλ
(11.19)
where D = a × R – b × V – c × W. The solution is found with the standard Lagrange multiplier
techniques (by setting the derivatives with respect to h(0),...,h(N-1) and λ to zero) to be
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Figure 11.10 shows frequency responses of two 37-tap root raised cosine filters designed by dif-
ferent methods:
(i) When sampling from the root raised cosine function
(ii) When maximizing the ratio of the main channel power to the adjacent channels’ power un-
der the constraint that the ISI is below 2%. It is seen in this example that this design method
provides additional 35 dB adjacent channels’ suppression. The ISI performance decreases from
0.11% to 0.56%.
11.3.3 Half-Band Filter Coefficient Design
Half-band filters were first designed with floating-point coefficients using a least-squares FIR
design method. A least-squares stopband rather than an equiripple stopband is more desirable,
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Figure 11.10. Root raised cosine filter using two designs: (I) When sampling from the root
raised cosine function (ISI = 0.11%): and (ii) When maximizing the ratio of the main channel
power to the adjacent channels’ power under the constraint that ISI is below 2% (ISI = 0.56%).
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because the objective is to maximize the ratio of the main channel power to the adjacent chan-
nels’ power. An equiripple stopband minimizes the peak stopband amplitude. However, the to-
tal stopband energy is much larger than in a least-squares design.
For applications with fixed coefficients, a fully parallel multiplier is not required and would in-
deed be a waste of area. Instead, multiplication by a fixed binary number can be accomplished
with (N-1) adders, where N is the number of non-zero bits in the coefficient. A more efficient
technique is to recode the coefficients from a binary code to a canonic signed digit (CSD) code
containing the digits {-1, 0, 1}. Recoded in this way, a limited number of non-zero digits can be
used to adequately represent the coefficients. The effect of quantizing the filter coefficients to a
limited number of CSD digits is difficult to study analytically, so simulations were used to op-
timize the selected codes. The CSD coefficients were then determined using a modified version
of the optimization program in [Sam89]. The program in [Sam89] was modified to accommo-
date a least-squares stopband.
11.4 Multi-Carrier QAM Signal Characteristics
The simulation results presented in this section examine the multi-carrier QAM signal charac-
teristics, which are often expressed as a ratio of the peak value to the rms value of a waveform
or a crest factor. The simulation length was 8192 symbols, and 16 samples per symbol were
taken. The multi-carrier QAM simulation employed a regular carrier spacing of 5 MHz and a
symbol rate 1/Tsym = 3.84 Mbit/s. The pulse shaping filter is a root raised cosine filter with a
roll-off factor α of 0.22. The data of both the I and Q inputs are normally distributed, and after
clipping the crest factor of the input I/Q data is approximately 10 dB. Different pseudo-random
number generators are used to generate each digital modulation source, thus ensuring low cor-
relation between the resulting carriers. The crest factors are given in Table 11.2 for from one to
four carriers. The increase in the number of the carriers does not increase significantly the crest
factor, as shown in Table 11.2. Theoretical crest factors are significantly higher than the simu-
lated crest factors. These results can be explained by the fact that to reach the theoretical crest
factor, not only do all the carriers have to reach the same phase at the same time, but the I/Q
data peaks also have to occur at the same time. Since this condition is extremely unlikely to oc-
cur in any given period, the simulated crest factor is significantly lower than the theoretical
maximum. This is confirmed by the magnitude probability histogram of the QAM modulated
carriers shown in Figure 11.11. The histogram clearly indicates that for an increasing number of
carriers, the signal magnitude spends an increasing proportion of its time well below the theo-
retical maximum peak value.
Table 11.2. Crest factors of multi-carrier QAM.
Number of carriers Crest factor [dB] Theoretical crest factor [dB]
1 12.55 15.22
2 12.85 18.23
4 12.95 21.24
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If the peak values of the signal were to be reduced, then the dynamic range requirements of the
D/A converter would be lessened. One method of decreasing the peak values is to use clipping
[Ben97]. The distortion generated by the clipping would have to conform to the WCDMA
specifications (see Table 11.1). The clipping level of 0.4375 (normalized to the theoretical peak
amplitude) is used to reduce peak values of the multi-carrier signal before the D/A converter.
11.5 Simulation Results
Table 11.1 summarizes the assumed digital modulator specifications in the WCDMA base sta-
tion. The modulation is a dual channel QPSK, where an uplink dedicated physical data channel
(DPDCH) and a dedicated physical control channel (DPCCH) are mapped to the I and Q
branches, respectively [ETSI98]. In the base station, the multi-user I/Q data is combined and
weighted. Therefore, the input of the I/Q branches is 13 bits in Table 11.1.
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Figure 11.11. Magnitude probability histogram of a multi-carrier-QAM signal.
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In this WCDMA system, the error vector magnitude (EVM) is specified to be less than 12.5%
rms [GPP99]. A 2% rms EVM is assigned to the digital parts. The EVM is the difference be-
tween the ideal vector convergence point and the transmitted point in the signal space. The
EVM is defined as the rms value of the error vectors in relation to the magnitude at a given
symbol,
%.100
MagnitudeSymbol
MagnitudeErrorr.m.s.
EVM ×



= (11.21)
One code channel is transmitted (4 QAM), when the EVM is measured. During the measure-
ment the symbol magnitude is defined to be 40 dB below the maximum symbol level. This
means that the symbol is 6-7 bits below the full-scale input. The modulator output was directly
connected to the ideal demodulator input. The wideband and high resolution D/A converter is
an expensive device, so it is the most critical component in the multi-carrier QAM modulator.
In Figure 11.12, the EVM was plotted as a function of the input word length of the D/A con-
Figure 11.13. Symbol constellation of 4 QAM based on simulation (EVM = 1.06%).
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verter. The EVM of 0.56% is the maximum achievable performance of the finite word length
architecture with the given set of CSD filter coefficients. The 4 QAM symbol constellation with
Table 11.3 parameters is shown in Figure 11.13 (EVM is 1.06%).
The ratio of the integrated first adjacent/second adjacent/third adjacent channel power (3.84
MHz bandwidth) to the integrated channel power (3.84 MHz bandwidth) should be below -65/-
65/-65 dB, respectively, as shown in Table 11.1. This must be confirmed in all channels. During
this simulation, the data of both the I and Q inputs were normally distributed, and after clipping
the crest factor of the input I/Q data is approximately 10 dB. In Figure 11.14, the ratio between
the adjacent channels’ power to the channel power was plotted as a function of the word length
of the D/A converter. The ACP/ALT1/ALT2 means the power ratio between the first adja-
cent/second adjacent/third adjacent channel to the channel, respectively. The 14-bit D/A con-
verter fulfills clearly the EVM (see Figure 11.12) and the adjacent channels’ power specifica-
tions (from Table 11.1). The simulated spectrum for the single carrier is shown in Figure 11.15.
Figure 11.16 shows the multi-carrier QAM modulator output.
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Figure 11.15. Spectrum of single carrier with Table 11.3 parameters.
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11.6 Implementation
This multi-carrier QAM modulator was synthesized by Synopsys software from the VHDL de-
scription using the 0.35 µm CMOS standard cell library. Static timing check and prelayout
timing simulations were performed for the netlist, and the chip layout was completed using Ca-
dence place and route tools. Last, based on the parasitic information extracted from the layout,
the post-layout delays were back-annotated to gate-level simulations to ensure satisfactory chip
timing. The photomicrograph is shown in Figure 11.17. The features of the designed circuit are
summarized in Table 11.4.
11.7 D/A Converter
For high-speed and high-resolution applications (>10 bits, >50 MHz), the current source
switching architecture is preferred since it can drive a resistive load directly, without the need
for a voltage buffer. The segmented architecture is most frequently used to combine a high con-
version rate with high resolution. In [Lin98], it is stated that a complete unitary implementation
would lead to the best dynamic performance in terms of total harmonic distortion. The number
Figure 11.17. Photomicrograph of multi-carrier QAM modulator.
Table 11.3. Digital multi-carrier QAM modulator parameters.
Word lengths See Figure 11.4.
Internal word lengths in interpolation filters and
INV Sinx/x filter
17, 17, 17, 17 and 17 b
Clock frequency 61.44 MHz
Frequency resolution 3.7 Hz
D/A converter word length 14 b
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of unitary implemented bits is limited by the increased coding complexity (α 2N) and area con-
straints. The area constraints (routing of switch/latch and current source array) resulted in a 6-8
segmented architecture as a good trade-off. The 6 MSBs are decoded from the binary to a ther-
mometer code in the thermometer decoder, which steers the unitary weighted current source ar-
ray. The D/A-converter relies on the intrinsic process matching and layout techniques [Bas91]
to get 14 bits static linearity at the expense of some additional area.
One stage of registers was inserted before the current switches to ensure simultaneous switching
of all bits. A high spectral purity is achieved by properly adjusting the cross point of the control
voltages, and by limiting their amplitude at the gates of the current switches (see Figure 10.5).
To ensure equal operation speed of the different switches, the current densities in the switch
transistors have to be the same, which is obtained by scaling the width of the transistors. Distur-
bances connected to the external bias current are filtered out on the chip with a simple one pole
low-pass filter. The cascode structure is used to increase the output impedance of the unit cur-
rent source, which improves the linearity of the D/A-converter. To eliminate process related
gradients in the D/A converter current source transistor arrays, the unit current sources are dis-
tributed in common centroid arrays surrounded by dummy transistors [Bas91].
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Figure 11.18. Block diagram of test system.
Figure 11.19. QAM-modulated signal at the off-chip D/A converter output. Resolution and
video bandwidth is 30 kHz, sweep time is 86 ms and averaging is used.
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11.8 Layout
The multi-carrier QAM modulator is a mixed-signal high-precision monolithic device, which
requires a significant design effort at the physical level. The D/A-converter is implemented with
a differential design, which results in reduced even-order harmonics, and provides a common-
mode rejection of disturbances. To minimize the coupling of the switching noise from the digi-
tal logic to the analog output, the power supplies of the digital logic and the analog part are
routed separately. On-chip decoupling capacitors (total capacitance of 1 nF) are used to reduce
the ground bounce in the digital part. To reduce the supply ripples even further, additional sup-
ply and ground pins are used to reduce the overall inductance of packaging. In the triple well
BiCMOS it is possible to place analog and digital parts in the isolated wells, which is a very ef-
fective way of eliminating substrate coupling. The interferences at the on-chip D/A converter
output band are reduced, avoiding hardware using in-band clock frequencies (see Section
11.3.1).
11.9 Measurement Results
To evaluate the multi-carrier QAM modulator, a test board was built and a computer program
was developed to control the measurement. Figure 11.18 illustrates the block diagram of the
multi-carrier QAM modulator test system. Firstly, an off-chip D/A converter [Ana99a] was
used. The ratio of the integrated first adjacent/second adjacent/third adjacent channel power
(3.84 MHz bandwidth) to the integrated channel power (3.84 MHz bandwidth) should be below
-65/-65/-65 dB, respectively. The carrier spacing is 5 MHz (see Table 11.1). Figure 11.19
shows the single carrier output spectrum centered at 17.5 MHz. The power ratios fulfill the
specifications (-65/-65/-65 dB) in the case of the single carrier. The specifications are -45/-55/-
55 dB, when the spectrum is measured at the base station RF port [GPP99]. The measurement
results are well below these specifications. Figure 11.20 shows the multi-carrier signal at the
Figure 11.20. Multi-carrier QAM-modulated signal at the off-chip D/A converter output.
Resolution and video bandwidth is 30 kHz, sweep time is 86 ms and averaging is used.
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off-chip D/A converter output. The first adjacent channel power fulfills the specification (-65
dB). It is possible to use steep analog bandpass filters around the multi-carrier signal in Figure
11.2, and the second adjacent/third adjacent channel powers around the multi-carrier signal can
be further reduced.
Next, the on-chip D/A converter was used in the measurement. Figure 11.21 shows the single
carrier output spectrum centered at 17.5 MHz. The power ratios don’t fulfill the specifications (-
65/-65/-65 dB) in the case of the single carrier. The specifications are -45/-55/-55 dB, when the
spectrum is measured at the base station RF port [GPP99]. The measurement results fulfill these
specifications. Figure 11.22 shows the multi-carrier signal at the on-chip D/A converter output.
The first adjacent channel power fulfills the specification (-45 dB) at the base station RF port.
Figure 11.21. QAM-modulated signal at the on-chip D/A converter output. Resolution and
video bandwidth is 30 kHz, sweep time is 98 ms and averaging is used.
Figure 11.22. Multi-carrier QAM-modulated signal at the on-chip D/A converter output. Reso-
lution and video bandwidth is 30 kHz, sweep time is 98 ms and averaging is used.
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11.10 Summary
The multi-carrier QAM modulator chip contains four CORDIC based QAM modulators. The
proposed multi-carrier QAM modulator does not use an analog I/Q modulator therefore the dif-
ficulties of adjusting the dc offset, the phasing and the amplitude levels between the in-phase
and quadrature phase signal paths are avoided. The multi-carrier QAM modulator was designed
to fulfill the spectrum and EVM specifications of the WCDMA system.
Table 11.4. Features of designed multi-carrier QAM modulator.
IC technology 0.35 µm CMOS (in BiCMOS)
Operating clock frequency  61.44 MHz @ 3 V
Power dissipation 1.47 W at 61.44 MHz @ 3 V
Die/Core size 25.76 mm2/20.1 mm2
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12. Single Carrier QAM Modulator
12.1 Conventional QAM Modulator
The block diagram of the conventional QAM modulator is shown in Figure 2.4. The output of
the QAM modulator is
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where ωQDDS is the output frequency of the quadrature direct digital synthesizer (QDDS), and
I(n), Q(n) are pulse shaped and interpolated quadrature data symbols [Tan95a]. In the base sta-
tion, the multi-user I/Q data is combined and weighted and so the input of the I/Q branches is
12 bits in Table 12.1. The specifications are not so strict in Table 12.1 as in Table 11.1 because
it is possible to use steep analog bandpass filters around the single carrier signal in Figure 11.2,
and the adjacent channels’ power around the single carrier signal can be further reduced.
12.2 CORDIC Based QAM Modulator
The block diagram of the CORDIC circular rotator is shown in Figure 11.5. To implement the
CORDIC rotator, only pipeline registers, adder/subtractors and binary shifters are used, which
are easy to implement in hardware. In the case of most PLD architectures there are already reg-
isters present in each logic cell, so the addition of the pipeline registers incurs no extra hardware
cost. The CORDIC rotator would require 2 ’guard’ bits to accommodate the maximum growth
without overflowing (see Section 11.2.2). In Figure 12.1 the last half-band filter coefficients
could be scaled so that only one guard bit is required.
The expected signal-to-noise floor ratio is 73.94 dBc (4.34) when ba is 16 bits; the number
fractional bits in the I and Q data paths (bb) is 16; there are 11 iteration stages (n); BW is 0.125,
and Px is 1. This signal-to-noise floor ratio fulfills the adjacent/first alternate channel to the
Table 12.1. Assumed digital modulator specifications (in case of single carrier) in WCDMA
base station.
Adjacent channel power
-55 dBc/3.84 MHz
Next neighboring channel power
-60 dBc/3.84 MHz
Modulation Dual Channel QPSK
Carrier spacing 5 MHz
EVM at digital output 5% rms or less
Frequency error 0.02 ppm × 2 GHz ≈ 40 Hz
Symbol rate for I and Q data 3.84 Mps
Input word length 12 b
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channel power requirements from Table 12.1.
12.3 Phase Accumulator
The input word (phase increment word) in the phase accumulator controls the frequency of the
generated QAM modulated signal. The phase value is generated by using the modulo 2j over-
flowing property of a j-bit phase accumulator. The frequency resolution will be 3.7 Hz by (2.2),
when fclk is 61.44 MHz, and j is 24. The frequency resolution is much better than the given fre-
quency error specification in Table 12.1 [ETSI98]. The output of the phase accumulator (zIN) is
the address in the CORDIC circular rotator as shown in Figure 11.5.
12.4 Filter Architectures and Design
12.4.1 Filter Architectures
In the QAM modulator, phase distortion cannot be tolerated and thus the filters are required to
have a linear phase. A FIR filter can be guaranteed to have an exact linear phase response if the
coefficients are either symmetric or antisymmetric about the center point. All the FIR filters in
the interpolation chain are implemented using a polyphase structure. The magnitude response of
the three half-band filters and the root raised cosine (α = 0.22) filter are shown in Figure 12.2.
The combination of the filters provides more than 60 dB image rejection. Taking advantage of
the fact that in the QAM modulator data streams in the I and Q paths are processed with the
same functional blocks, a further hardware reduction can be achieved by interleaving tech-
niques (see Figure 12.3). In Figure 12.3 the filters are modified to handle two channels by dou-
bling the delay between taps and the sampling rate.
12.4.2 Filter Coefficient Design
The root raised cosine filter (α = 0.22) was designed to maximize the ratio of the main channel
power to the adjacent channels’ power under the constraint that the EVM is below 5 % (see
Section 11.3.2). Half-band filters were first designed with floating-point coefficients using a
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Figure 12.1. CORDIC based QAM modulator.
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least-squares FIR design method because the objective is to maximize the ratio of the main
channel power to the adjacent channels’ power.
For applications with fixed coefficients a fully parallel multiplier is not required. The multipli-
cation process is greatly simplified by replacing filter coefficients with CSD numbers. The CSD
coefficients were determined using a version of the optimization program in [Sam89] which
was modified to accommodate a least squares stopband.
12.5 D/A-Converter
The 10-bit D/A converter in Section 10.4.3 is extended to 12-bits. In the two-stage weighted
current array, only 63 MSB and 63 LSB equivalent unit current sources are required for a 12-bit
D/A-converter in Figure 12.4. The proper weighting between the two current arrays is realized
with the bias current ratio of 64:1. The stray capacitance associated with the weighted current
sources is rather small due to the reduced number of parallel unit current sources. This makes
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Figure 12.2. Magnitude Responses of half-band filters and root raised cosine filter (α =
0.22).
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Figure 12.3. Hardware reduction scheme using polyphase and interleaving techniques for root
raised cosine filter and three halfband filters.
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the settling of the output fast. In the case of a 12-bit D/A-converter an error in the bias current
ratio must be below 0.8 %, then an error in linearity is less than ± ½ LSB [Wal97]. One stage of
registers has been inserted before the current switches in order to ensure simultaneous switching
of all bits. A high spectral purity is achieved by properly adjusting the cross point of the control
voltages, and by limiting their amplitude at the gates of the current switches (see Figure 10.5).
To ensure an equal operational speed of the different switches the current densities in the switch
transistors have to be the same, which is obtained by scaling the width of the transistors. The
scaling is done only for the switches corresponding to the 4 MSBs to avoid unpractical large
transistor sizes. Disturbances connected to the external bias current are filtered out on-chip with
a simple one pole low-pass filter. The cascode structure is used to increase the output imped-
ance of the unit current source, which improves the linearity of the D/A-converter. The D/A-
converter is implemented with a differential design, which results in reduced even-order distor-
tions and provides a common-mode rejection to disturbances. Figure 12.5 shows the photomi-
crograph of the chip. The die/core area is 1.64 mm2/0.29 mm2 (0.5 µm CMOS technology).
12.6 Implementation with the PLDs
The CORDIC based QAM modulator is an array of interconnected adder/subtractors. Therefore,
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Figure 12.4. 12-bit two-stage current array D/A-converter.
Figure 12.5. Photomicrograph of D/A converter.
139
it can be realized with basic logic structures in the existing PLDs, i.e. the logic structures that
correspond to the configurable logic blocks (CLBs) for the Xilinx XC4000 family [Xil98], and
the logic elements (LEs) for the Altera’s FLEK devices [Alt98] in particular. The CORDIC-
based QAM modulator was implemented with the Altera FLEK 10KA-1 series devices [Alt98].
The pair of root raised cosine and three half-band filters in Figure 12.1 (a design using poly-
phase and interleaving techniques as shown in Figure 12.3 [Cho99]) requires 2144 (42% of the
total) LEs in the EPF10K100A device. The CORDIC rotator and the phase accumulator require
1159 (23% of the total) LEs in the EPF10K100A device. The maximum operating frequency of
the CORDIC-based multi-carrier QAM modulator is 79.36 MHz, which is higher than the oper-
ating frequency (61.44 MHz). The QAM modulator can be implemented with two
EPF10K100A devices.
Two 14 x 14 bits multipliers and the adder in the conventional QAM modulator (see Figure 2.4)
require 1068 LEs in the EPF10K100A device. The operating frequency of the two multipliers
and the adder is 61.44 MHz. These multipliers were implemented with the parameterized mod-
Figure 12.6. Symbol constellation of 4 QAM based on simulation (EVM = 2.88 %).
Figure 12.7. User interface.
140
ule [Alt96], which is optimized for performance and density in the PLDs. The CORDIC rotator
requires 1094 LEs in the EPF10K100A device. The CORDIC based QAM modulator has simi-
lar complexity of logic as the two multipliers and the adder (1068 LEs) with the same word
sizes. The conventional QAM modulator with the quadrature outputs requires four multipliers,
two adders and sine/cosine memories (see Figure 2.4). It replaces sine/cosine ROMs (2 × 216 ×
14 b), four multipliers and two adders.
12.7 Simulation Results
A 5 % rms EVM is assigned to the digital parts as shown in Table 12.1. The EVM is defined as
the difference between the ideal vector convergence point and the transmitted point in the signal
space. The EVM is defined as the rms value of the error vectors in relation to the magnitude at a
given symbol in percent. One channel is transmitted (4 QAM) while the EVM is measured.
During the measurement the symbol magnitude has to be set 40 dB below the maximum symbol
level. This means that the symbol is 6-7 bits below the full-scale input. An ideal demodulator
was used to demodulate the QAM modulator output signal to the baseband. The 4 QAM symbol
constellation is shown in Figure 12.6 (EVM is 2.88%).
12.8 Measurement Results
To evaluate the QAM modulator a test board was built and a computer program was developed
to control the measurement. The phase increment word and the other control signals are loaded
into the test board via the parallel port of a personal computer. The operating software runs un-
der Microsoft Windows (see Figure 12.7). Figure 12.8 illustrates the block diagram of the
QAM modulator test system.
The ratio of the integrated adjacent/first alternate channel power (3.84 MHz bandwidth) to the
integrated channel power (3.84 MHz bandwidth) should be below -55/-60 dB respectively. The
carrier spacing is 5 MHz (see Table 12.1). During the measurement, the input I/Q data is
normally distributed, and after clipping the crest factor of the input I/Q data is approximately 10
dB. Figure 12.9 shows the QAM modulator output spectrum centered at 16.4 MHz. The droop
in the signal spectrum is caused by the sinc-effect (see Appendix A) and a differential to single
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Figure 12.8. Block diagram of test system.
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end transformer (balun). The ACP/ALT1 means the power ratio between the adjacent/first al-
ternate channel to the channel, respectively. The power ratios fulfill the specifications (-55/-60
dB) in this figure. The specifications are -45/-55 dB, when the spectrum is measured at the base
station RF port [GPP99]. The measurement results are well below these specifications.
12.9 Summary
The CORDIC based QAM modulator was developed and implemented. The digital QAM
modulator and the D/A converters were designed to fulfill the spectrum and EVM specifications
of the WCDMA system.
Figure 12.9. QAM modulator output centered at 16.4 MHz.
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13. Multi-Carrier GMSK Modulator
13.1 Introduction
In conventional base station solutions, the transmitted carriers are combined after the power
amplifier (PA), as shown in Figure 11.1. This chapter describes an architecture where a multi-
carrier GMSK modulated IF signal is up converted to RF by two mixers and bandpass filters
(BPFs) as shown in Figure 13.1. This saves a huge number of analog components, many of
which require production tuning. Consequently, an expensive and tedious part of the manufac-
turing will be eliminated. The proposed multi-carrier GMSK modulator does not use an analog
I/Q modulator, therefore the difficulties of adjusting the dc offset, the phasing and the amplitude
levels between the in-phase and quadrature phase signal paths are avoided. A single linearized
multi-carrier power amplifier replaces a bank of individual amplifiers whose high-power out-
puts are conventionally combined by using selective cavities. Hence, power losses inherent to
cavity-filter combiners are avoided which results in space and cost savings as well as greater
reliability. The GMSK modulation method used in the GSM 900 and the DCS 1800 is a con-
stant envelope modulation scheme. As a number of these GMSK carriers are combined to pro-
duce a multi-carrier signal, the beneficial properties are lost. Because of the strongly varying
envelope of the composite signal, very stringent linearity requirements are imposed on the
wideband D/A converter, up conversion mixers and the PA.
13.2 Interface
The base station back-ends produce downlink (DL) bursts, which contain all required RF con-
trol information in addition to the actual data bits. The DL bursts are sent once per time slot.
The interface FPGA in Figure 13.2 extracts data bits and the frequency control words from the
four DL bursts obtained from the base station back-end. The FPGA also separates the power
level indication from the downlink burst to be used in the dynamic power control. Additionally,
there are certain initialization and control data, which must be separated from the downlink
bursts, and this is also to be done in FPGA. The FPGA feeds necessary data and control bits to
the multi-carrier GMSK modulator with fixed timing. The interface block was implemented
with the Xilinx XC4000 family series device [Xil98].
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13.3 GMSK Modulator
The block diagram of the GMSK-modulator is shown in Figure 13.3. The system consists of a
shift register, counter, frequency trajectory look-up-table (LUT), adder/subtracter, phase ac-
cumulator, carrier frequency register, phase to amplitude converter (conventionally a sine
ROM) and a D/A-converter. The use of the LUT as a digital filter has been described in
[Bou77]. Incoming data symbols to the Gaussian low-pass filter [GSM92] are stored in the shift
register (see Figure 13.3). The input data to the Gaussian low-pass filter are a series of rectan-
gular pulses
),()(
sym
sym
n
n T
nTt
atc
−
Ω= ∑∞
−∞=
(13.1)
where an is the input symbol, and Ω(t/Tsym) is a unit rectangular pulse of duration Tsym and cen-
tered at the origin [Mur81]. The pre-modulation Gaussian filter is defined as
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where B is the 3 dB bandwidth, and BTsym = 0.3.
The filter response to a unit rectangular pulse centered at the origin is
GMSK
Modulator
Ramp Generator
and Output Power
Level Control
Modulated
and ramped
GSM carrier at
11.5 - 16.5 MHz
12
12
fclk = 52 MHz
156.25 bit
data packet
+ 26 bit
frequency
control word
+ mode
selection
Ramp up
Power level
Ramp down
12
Power level
indication bits +
fine tuning bits
+ ramping
control bits
Adder
Adder
12
12
Adder
13
13
14
D/A
converter
Analog
multicarrier
GSM signal
12
12
Initialization
and control
data to other
 blocks
To adder
Interface
FPGA
RF_RESET
CLK 26 MHz
CLK 52MHz
TSCLK
DL burst #1
DL burst #2
DL burst #3
DL burst #4 DATA
#1-4
CONTROL
MULTICARRIER GMSK MODULATOR
1
CLK 52MHz
GMSK
Modulator &
Ramping Unit
GMSK
Modulator &
Ramping Unit
GMSK
Modulator &
Ramping Unit
GMSK
Modulator &
Ramping Unit
Figure 13.2. Multi-carrier GMSK modulator.
144
),()()( th
T
t
tg
sym
∗Ω= (13.3)
where an asterisk denotes the following convolution:
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The input signal to the FM modulator is
.)()( ∑∞
−∞=
−=
n
symn nTtgatb (13.8)
Equation (13.8) shows that the pulse response extends theoretically from -∞ to +∞, so the re-
sponse to a pulse train inside a given symbol interval has interference from all past and future
symbols. The LUT generates a frequency path with inter-symbol interference over (w-1)Tsym
[Bou77], where Tsym is the symbol duration, and w is the number of the symbol stages in the
shift register in Figure 13.3. To reduce the LUT size, the extent of the pulse response is usually
considered limited to only the nearest neighbors [Lin96]. The simulation shows that in order to
meet modulation spectrum requirements, the impulse response of the Gaussian filter can be
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truncated to a 2-bit width (three stages in the shift register) (see Table 13.4). Therefore, we limit
the pulse response to only the two nearest neighbors in Figure 13.4. As the pulses can have one
of two possible values (0 or 1), we can have 23 = 8 possible curves. Since the frequency of the
modulated signal has to be proportional to g(t) [see (13.8)], the curves are called “frequency
trajectories”. The trajectories can be obtained from (13.8), substituting particular values for the
an. The frequency trajectories for BTsym = 0.3, where B is the 3 dB bandwidth, are shown in
Figure 13.4. Other frequency trajectories can be obtained from [000, 001, 101, 100] by sign
changes. The frequency trajectory LUT takes advantage of this symmetry in Figure 13.3. There-
fore, the two XORs (X1 and X2) are used to decode the LUT address. The absolute values of
the GMSK frequency trajectories are saved in the frequency path LUT. If the second bit is in-
verted, it can be used as a sign bit, as shown in Figure 13.4. Therefore there is no need to save
the sign bits in the LUT (see Figure 13.3). The frequency trajectories are symmetric around the
time axes in Figure 13.4. It follows that the counter moves in a forward direction at the first half
portion and in a backward direction at the second half portion in Figure 13.3. Furthermore, the
MUX and the XOR (X3) are needed to decode the address. The frequency trajectory is constant
when the address of the frequency trajectory LUT is [000] or [111]. The required LUT size is
reduced to less than one quarter of the original size (1:5.3) by eliminating the redundant data.
Of course, the complexity of the address decoder has increased, but the decrease of the LUT
size compensates more than enough.
The number of samples per symbol is 192 (see Section 13.5). The burst length is 156.25 bits in
the GSM 900 and DCS 1800 systems [GSM96a]. A quarter of a guard bit (= 0.25×192 = 48
samples) is inserted after each burst after the eight guard bit ones [GSM96a]. Therefore the
counter has 48/192 modes in Figure 13.3.
The output of the adder/subtracter is
,)( nnn LCN ±= (13.9)
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Figure 13.4. Frequency trajectories for BTsym = 0.3.
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where Cn is the carrier frequency (± carrier offset) control word, Ln is the frequency modulation
control word (the LUT output), Nn is the input to the phase accumulator, n being the time index.
The phase value of the phase accumulator is
,2mod)( 1 jnnn PNP −+= (13.10)
where j is the phase accumulator width. The phase accumulator acts as a digital integrator fol-
lowed by a modulo 2j operator. The output frequency is
,
2 j
clknn
out
fN
T
Pf =
∆
∆
= (13.11)
where fclk is the clock frequency. The input to the phase accumulator, Nn, can only have integer
values, therefore the frequency resolution is found setting, Nn = 1, as
.
2 j
clkff =∆ (13.12)
The phase accumulator addresses the sine read only memory (ROM), which converts the phase
information into the values of a sine wave. An alternative method to implement the sine synthe-
sis and multiplier is to use the CORDIC algorithm (see Section 6.2.2.5). A straightforward im-
plementation of the sine memory requires a 214 × 12 bits ROM. Therefore a sine memory com-
pression technique is applied to reduce the size and access time of the sine ROM [Tan95a]. This
DDS architecture takes advantage of the symmetry of a sine wave to reduce ROM storage re-
quirements. Table 6.1 shows how much memory and additional circuits are needed in each
memory compression and algorithmic technique to meet the spectral requirement for the worst-
case spur level, which is about -85 dBc due to the sine memory compression. The spur level (-
85 dBc) will stay below the spur level of the 14-bit D/A-converter at a 15 MHz IF output. The
best compression ratio is given by the Taylor series approximation, but a multiplier is needed.
In the VLSI implementation the problem of the CORDIC algorithm is in the hardware com-
plexity. In this design the Modified Sunderland architecture is used, because it gives a lower
worst-case spur level than the Nicholas architecture with the same hardware complexity. The
word length of the sine ROMs could be shortened by 2 b, when the sine ROMs store the differ-
ence between the sine amplitude and the phase (storing [sin(πx/2)-x]) (see Section 6.2.2.1). The
trade-off is an extra adder at the output of the sine ROM to perform the operation ([sin(πx/2)-x]
+ x). This method is not used, because the extra adder trade-offs the benefits in the chip area,
and the 2-bit reduction in the output has a negligible effect on the speed of the ROMs in this de-
sign.
One only needs to store sine samples from 0 to π/2, as shown in Figure 13.3. The coarse sine
ROM provides low resolution samples, and the fine sine ROM gives additional resolution by
interpolating between the low resolution samples in Figure 13.3. The 214 × 12 sine samples are
compressed into 28 × 11 coarse samples and 28 × 4 fine samples, resulting in a compression ratio
of 51:1. A FFT of the compressed ROM contents gives a worst-case digital output spectral pu-
rity of -87 dBc. The multiplier controls the amplitude of the digital GMSK modulated IF signal
in Figure 13.3. The four GMSK modulated signals are combined together in the digital domain
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as shown in Figure 13.2. Next, the signal is presented to the D/A converter, which develops an
analog signal.
13.4 Ramp Generator and Output  Power Level Controller
13.4.1 Conventional Solutions
Multi-carrier transmission with digital carrier combining necessitates power control to be im-
plemented in the digital domain. Otherwise, it would not be possible to adjust the relative power
of a single carrier with respect to the others. Therefore the digital ramp generator and output
power level controller is used in Figure 13.3.
The conventional ramp generator and output power level controller is shown in Figure 13.5.
The size of the memory is about (fclk × Tr) × outw, where fclk is the digital IF modulator clock
frequency (sampling frequency), Tr is the pulse duration and outw is the multiplier input width
in Figure 13.3. The clock frequency is high in the digital IF modulators, therefore the size of the
memory is large. For example, if the clock frequency is 52 MHz and the ramp duration is 14 µs,
as shown in Table 13.1, then the size of the memory will be about 728 × 12 bit in Figure 13.5.
Furthermore, the multiplier is needed to set the output power level in Figure 13.5.
Another conventional method for implementing the ramp generator and output power controller
is to use a FIR-filter. The number of FIR filter taps is (fclk × Tr), where fclk is the digital IF
Table 13.1. Specification of power ramping and power control block.
Ramp-up time 14 µs
Ramp-down time 14 µs
Ramp curve type Raised cosine/sine
Output word length 12 bits
Power control range 0...-32 dB
Power control step 2 dB
Power control fine tuning step 0.25 dB
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Figure 13.5. Conventional ramp generator.
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modulator clock frequency and Tr is the pulse duration. Due to the high clock frequency in the
IF modulators, there are many taps in the FIR. For example, if the clock frequency is 52 MHz
and the ramp duration is 14 µs, as shown in Table 13.1, then the number of the FIR filter taps
will be 728. Multistage implementations may reduce the number of the taps somewhat.
13.4.2 Novel Ramp Generator and Output Power Controller
The downlink dynamic power control in the GSM 900/DCS 1800 uses 16 power levels with a 2
dB separation. The power control range of the proposed design is 0...-32 dB, where the 0 dB
level is the nominal maximum power. The additional 2 dB range is reserved to assist transmit
chain gain stabilization. Furthermore, a power control fine tuning step (0.25 dB) is required for
this purpose (see Table 13.1). The power level can be changed burst by burst. The digital
GMSK modulated IF signal is multiplied by the ramp signal for a smooth rise and fall of the
burst in Figure 13.3. The power control is realized by scaling the ramp curve, which follows a
raised cosine/sine curve. Hence, the ramp-up curve starts from the minimum power level, but
settles to the level specified by the power level indication as shown in Figure 13.6.
The burst signal can be considered to be the product of the original modulated signal m(t) and a
periodical switching signal sw(t). The spectrum of the burst signal is the square of the absolute
value of convolution of these two signals in the frequency domain.
For rectangular switching, we get
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where * denotes convolution, fc is the carrier frequency, fg is the burst gating rate, Tb is the burst
length, and K is a proportional constant.
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For raised cosine/sine switching, we get
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where Tr is the ramp duration, and H is a proportional constant.
The spectrum of the periodic burst signal consists of infinite numbers of secondary spectral
lobes which have the same shape as M(f), separated by the burst gating rate fg, and have de-
creasing amplitudes. The secondary spectral lobes decay faster in (13.14) than in (13.13), and
for this reason the raised cosine/sine switching is used. The following function is used to
smooth out the rise of the burst
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Figure 13.7. Ramp up profile of a transmitted time slot.
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Figure 13.8. Ramp down profile of a transmitted time slot.
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where Tr indicates the ramp duration, t is [0 Tr], A is the amplitude of the GMSK-modulated
signal, and dc is the dc offset (determines the starting power level in Figure 13.7). Using trigo-
nometric identities, this expression can be presented as
.)cos()()(
2
1




+−++ π
π
rT
tdcAdcA (13.16)
In the above equation the cosine/sine term is not raised and so it could be implemented by a si-
nusoidal oscillator. The following function is used to smooth out the fall of the burst:
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Using trigonometric identities, this expression can be presented as
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where dc is the dc offset (sets the power level after the ramp in Figure 13.8).
The novel ramp generator and output power level controller is shown in Figure 13.9. The core
of this structure is a well-known second-order direct-form feedback structure. The constant
(A+dc) in (13.16) and (13.18) is added to the sinusoidal oscillator output. The amplitude of the
cosine term is (A-dc) from (13.16) and (13.18). The binary shift (2-1) is implemented with wir-
ing. During the ramp period the signal sel is low in Figure 13.9 and the multiplexer conducts the
ramp signal to the multiplier (Figure 13.3). After the ramp duration (Tr) the signal sel becomes
high; the output of the multiplexer is connected to the input of the multiplexer; and the output
power level is constant. The cosine term is implemented by the second-order difference equa-
tion in Figure 13.9 [Gol69]. Figure 13.9 shows the signal flow graph of the second-order direct-
form feedback structure with state variables x1(n) and x2(n). The details of this structure are pre-
sented in Section 3.1. Any real-valued sinusoidal oscillator signal can be generated by the sec-
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Figure 13.9. Ramp generator.
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ond-order structure shown in Figure 13.9. The digital oscillator amplitude (A’) is (A - dc) from
(13.16) and (13.18). The initial phase offsets of the digital oscillator are 0 for the ramp down
and π for the ramp up, from (13.16) and (13.18). The initial values for these phase offsets are
calculated from (3.10) and (3.11). Hence, for the falling ramp (ϕ0 = 0), the initial values are
),cos()()0( 01 θdcAx −= (13.19)
).()0(2 dcAx −= (13.20)
For the raising ramp (ϕ0 = π)
),cos()()0( 01 θdcAx −−= (13.21)
).()0(2 dcAx −−= (13.22)
The initial values for the ramp up are the negatives of the initial values for the ramp down.
The output sequence y(n) of the ideal oscillator is a sampled version of a pure sine wave. The
angle θ0 represented by the oscillator coefficient is given by
,/2 00 clkffπθ = (13.23)
where f0 is the desired frequency in cycles per second. In an actual implementation, the multi-
plier coefficient 2 cosθ0 is assumed to have b + 2 bits. In particular, one bit is for the sign, one
bit for the integer part and b bits for the remaining fractional part in the fixed-point number rep-
resentation. Then the largest value of the coefficient 2 cos(θ0) which can be represented is (2 –
2-b). This value of the coefficient gives the smallest value of θmin, which can be implemented by
the direct form digital oscillator using b bits:
 .)22(
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Therefore, the smallest frequency, which the oscillator can generate, is
,
2
min
min clkff π
θ
= (13.25)
where fclk is the clock frequency (sampling frequency). As an example, let b = 25 bits. The larg-
est oscillator coefficient (2 cos(θ0)) is 67108863/33554432, and thus θmin = cos-
1(67108863/67108864) ≈ 0.00017263. For fclk = 52 MHz and b = 25, fmin ≈ 1.43 kHz.
During the ramp the phase change is π in (13.16) and (13.18), and therefore the required output
frequency is
.
2
1
0
rT
f = (13.26)
The smallest frequency (fmin) should be below f0. For Tr = 14 µs, f0 ≈ 35.71 kHz.
The power control is realized by scaling the ramp curve. The amplitude of the sinusoidal is
controlled by A in (13.16) and (13.18). The downlink dynamic power control in the GSM
900/DCS 1800 uses 16 power levels with a 2 dB separation. The power control range is 0...-32
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dB, where the 0 dB level is the nominal maximum power. Therefore, the amplitude (A) value
range of the initial values is from 0.0251 to 0.999. The simulated power control resolution (see
Section 13.4.3) is below 0.25 dB (see Table 13.1).
If the ramp time is variable, then a fully parallel multiplier is needed. For applications with a
fixed ramp time, a fully parallel multiplier is not required and it would indeed be a waste of sili-
con area. Instead, multiplication by a fixed binary number can be accomplished with (N-1) add-
ers, where N is the number of non-zero bits in the coefficient. If the clock frequency is 52 MHz,
the output frequency of the oscillator is 35.71 kHz and b is 25, and the coefficient 2
cos(2πf0/fclk) is 1.99998137757162 (011111111111111110110001111)2. This requires 21 add-
ers. One way to reduce the hardware complexity of the direct-form digital oscillator was pro-
posed in [Abu86a] and can be obtained by setting
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 and [r] is the smallest integer greater than or equal to r. The coefficient (2–2cos(2πf0/fclk)) is
0.00001862 (000000000000000001001110000)2. The total number of adders required to im-
plement the coefficient 2 cos(2 π f0/fclk) is reduced from 21 to 4. The coefficient is formed by
multiplying the small fraction (2 – 2 cos(2π f0/fclk)) by the factor 2b1, where b1 is 15. This re-
duces hardware complexity by reducing the maximum word length needed in the adders. The
output of the adders must be multiplied by 2-b1 to keep the overall gain unchanged. The number
of adders could be reduced further using the CSD numbers. The block diagram of the modified
ramp generator and output power controller is shown in Figure 13.10. The novel ramp generator
and output power level controller in Figure 13.10 can be implemented with the aid of three two-
input adders, two delays, one multiplexer and the fixed multiplier, which can be accomplished
with (N-1) adders, where N is the number of non-zero bits in the coefficient. The novel ramp
generator and output power level controller need neither a memory nor a fully parallel multi-
plier (see Figure 13.5), so it can be easily implemented with standard cells.
The D/A converter exhibits a fully sampled-and-hold output that causes the sinx/x roll-off
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Figure 13.10. Modified ramp generator.
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function on the spectrum of the converted analog signals. In the multi-carrier GMSK modulator
the output band is from 11.5 MHz to 16.5 MHz. This introduces a droop of –0.779 dB, which is
not acceptable. One method is to compensate the sinx/x roll-off by the inverse sinx/x filter in
the IF frequency [Sam88]. The digital ramp generator and output power level controller could
compensate for this droop when the bandwidth of the single carrier is narrow. The sinx/x roll-
off is taken into account when the power level (amplitude) value of the carrier is calculated.
The dynamic range in the transmission could be optimized digitally by setting the multi-carrier
signal peak value equal to the D/A converter full scale. However, this approach is not utilized in
this design due to required power compensation in the analog domain. The problem with the
analog solutions is the inaccuracy due to aging, temperature and component variations. Fur-
thermore, the analog solutions are complex, and stability might be a problem. This design en-
ables digital fine-tuning of the carrier power level with adjustable accuracy.
13.4.3 Finite Word length Effects in  Ramp Generator and Output Power Controller
The error at the ramp generator output consists of two components:
 ),()()( 21 nenene += (13.28)
where e1(n) is the error due to the ramp generator output truncation, and e2(n) is the error that
has been accumulated as a result of the recursive computations in the digital oscillator.
The bounds for e1(n) are given by
,02 1 ≤<−
− ec (13.29)
for truncation, and by
,
2
2
2
2
1
cc
e
−−
≤≤− (13.30)
for rounding where c is the number of fractional bits in the output of the ramp generator and
output power level controller.
Table 13.2. Assumed multi-carrier GMSK modulator specifications.
Symbol rate 270.833 Kbit/s
Frequency error 2 Hz
Hopping bandwidth 5 MHz
Output bandwidth 11.5 – 16.5 MHz
Hopping frequency 1.733 kHz (GSM burst-by-burst)
System clock frequency 52 MHz
Number of carriers Four
Carrier spacing 200 kHz
Modulation GMSK with BTsym = 0.3
Phase error rms 1.5°
Phase error peak 2.5°
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If truncation is used, the right-hand side of (13.29) is negative, since e2(k) is negative (see
(2.15)), and sin(θ0(n-k+1)) is positive, because the digital oscillator generates only half of the
sine wave period (see (13.16) and (13.18)). The fact that the error is a deterministic signal
[Fli92] forces us to investigate the worst-case, which corresponds to the case where every trun-
cation suffers from the maximum absolute error value. In this case the digital oscillator gener-
ates one half of the period, and thus the upper limit for the output error becomes
,
2
)2/sin(sin
2))1(sin(
sin
)( 2
0
1
002
0
0
max
max θθθ
θ
θ
+−−
=
≈≈+−= ∑ bbM
k
err kM
e
My  (13.31)
where emax = -2-b is the worst-case truncation error, b is the number of fractional bits in the
digital oscillator, 0 < θ0 << 1, M = [π/θ0] and [r] is the smallest integer greater than or equal to
r.
If rounding is used, e2(k) will have positive and negative values and so the output error se-
quence will have lower values than in the case of truncation (see Figure 13.11). The simulations
indicate that the accumulated error is below the output quantization error when rounding is
used, b is 25 and c is 12.
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Figure 13.11. Output error sequence for (a) truncation and (b) rounding. (Parameters: sampling
frequency 52 MHz, output frequency 35.71 kHz and 25 fractional bits).
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13.5 Design Example
In this section an investigation will be carried out into which parameter values of the digital
GMSK modulator are required to accomplish the system specifications for a base station
modulator [GSM96d].
1. Determining of the number of samples per symbol and the clock frequency
,symclk fSf ×= (13.32)
where fsym is 270.833 Kbit/s. When S is 192, and fsym is 270.833 Kbit/s, fclk is 52 MHz.
2. The frequency resolution will be 0.77 Hz by (13.12), when fclk is 52 MHz, and j is 26. The
frequency resolution is better than the target frequency error specification in Table 13.2.
3. Determining the LUT output word length (e)
,
2
2
dj
clk
e
ff > (13.33)
where fd is the maximum absolute value of the frequency deviation due to the modulation, and fd
is fsym/4 in this design example. If e is equal to 17, then equation (13.33) is true.
Other word lengths in the multi-carrier GMSK modulator are shown in Figure 13.2. and Figure
13.3. The D/A converter word length is 14 bits, which is the maximum word length in state of
the art IF D/A converters [Bug00]. After the four carriers are combined together in Figure 13.2,
the power per carrier is not changed, but the noise floor is increased by 6 dB. Thus, the carrier
to noise ratio is decreased by 6 dB. Increasing the word lengths of the sine ROM and the multi-
plier, and doing the quantization after the carrier combination could reduce this degradation. In
the GMSK IF modulator, most of the spurs are generated less by digital errors (quantization er-
rors) and more by analog errors in the D/A converter. Hence the spectral improvement in the
digital output would not be visible in the D/A converter IF output. The word lengths used are
sufficient to fulfill the spectrum requirements due to the modulation, as shown in Figure 13.20
and Figure 13.21. The increased word lengths of the multipliers and sine ROMs will add com-
plexity and enlarge the core area. Therefore, it was decided that the word lengths shown in
Figure 13.2 and Figure 13.3 should be used.
13.6 Multi-Carrier GSM Signal Characteristics
The GMSK modulation method used in the GSM 900 and DCS 1800 is a constant envelope
modulation scheme. This property is very desirable from the linearity point of view in the single
Table 13.3. Crest factors of multi-carrier GSM 900/DCS 1800 signals.
Number of GSM 900 carriers Simulated crest factor [dB] Theoretical crest factor [dB]
1 3.0122 3.0103
2 6.0229 6.0206
4 9.0294 9.0309
8 12.0396 12.0412
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carrier transmission, because, as such, it allows the usage of fairly non-linear components in the
transmission chain [And86]. On the other hand, the multi-carrier signal has very unfavorable
characteristics because signals with a constant envelope quite often sum up in the phase. There-
fore the multi-carrier signal has a high ratio of peak value to rms value of a waveform (a high
crest factor).
In order to discover the multi-carrier GSM signal characteristics, simulations were carried out
using the modulator model. The simulation length was 1800 symbols, and 192 amplitude sam-
ples per one symbol were taken. The multi-carrier GMSK simulation employed a regular chan-
nel spacing of 600 kHz and a data rate 1/Tsym = 270.833 Kbit/s, together with a Gaussian low-
pass pulse shaping filter with a normalized bandwidth BTsym of 0.3. In the simulations the burst
structure is 3 tail bits (0’s), 58 payload bits (random 0’s & 1’s), 26 training sequence bits (8 dif-
ferent (here TS 0)) [GSM96b], 58 payload bits (random 0’s & 1’s), 3 tail bits (0’s), 8 guard tim-
ing bits (1’s), a quarter guard bit (1). Different pseudo-random number generators are used to
generate each digital modulation source, thus ensuring a low correlation between the resulting
carriers.
In the case of the multi-carrier GSM 900/DCS 1800, the crest factors are given in Table 13.3 for
one to eight carriers. The disadvantageous behavior of the multi-carrier-GSM signal is clearly
revealed by Table 13.3. For a large number of carriers, the peak power in the signal is signifi-
cantly higher than the rms power (increased crest factor). An increasing amount of the signal
energy is concentrated around the mid-scale values of the D/A converter in the multi-carrier
GMSK modulator. As a result, a ”small-scale” dynamic and static linearity of the D/A converter
becomes increasingly critical in obtaining a low intermodulation distortion, and maintaining a
sufficient carrier-to-noise ratio. Since the power amplifier is normally most non-linear in satu-
ration at high powers, peaks in the signal amplitude signify a non-linear amplification. This, in
turn, dictates the intermodulation and spectral regrowth. However, the analysis of spurs, har-
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monics and noise from the filters, mixers and the power amplifier are beyond the scope of this
thesis.
Nevertheless, the crest factors do not characterize the signal comprehensively. What really
matters is how big a percentage of the time the signal amplitude lies in the range of high values,
i.e. how probable is it that peak powers will actually occur. Magnitude probability densities of
multi-carrier signals are shown in Figure 13.12. The magnitude probability density presented
confirms that the probability of the amplitude magnitude reaching the theoretical maximum
(during a given time period) decreases for an increasing number of carriers.
If the peak values of the signal were reduced then the dynamic range requirements of the D/A
converter would be alleviated. One method of decreasing the peak values is to use clipping
[Ben97]. Figure 13.13 clearly illustrates the effect of clipping. The harder the clipping is done,
the higher is the distortion level. The distortion generated by clipping would have to conform to
the spectral purity specifications of –76 dBc. Therefore, the clipping level must be set near the
theoretical maximum magnitude in order to meet the spectral purity requirements, as shown in
Figure 13.13.
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Figure 13.13. Maximum spurious level due to clipping.
Table 13.4. Number of symbol stages (w) in shift register.
w rms
Phase error
Peak
Phase error
Spectrum
Req.
Transient
Req.
The size of the
LUT †
2 6.138° 11.537° No No 768 × 17 bits
3 0.931° 1.754° Yes Yes 1536 × 17 bits
4 0.039° 0.090° Yes Yes 3072 × 17 bits
5 0.006° 0.012° Yes Yes 6144 × 17 bits
† The size of the uncompressed LUT is 2^(w)×192×17 bits, where w is the number of the sym-
bol stages in the shift register in Figure 13.3.
158
13.7 Simulation Results
A computer model of the digital GMSK modulator has been built to simulate the effect of the
parameters on the output signal. The phase trajectory of the GMSK-modulated signal generated
by the digital GMSK modulator is compared with the mathematically computed ideal phase
trajectory to determine the phase difference between the transmitted signal and the ideal signal.
The phase difference is fitted to a linear regression line [GSM92]. The slope of the regression
line provides an estimate of the frequency error of the transmitter, and the regression line sub-
tracted from the phase difference provides an estimate of the phase error. The phase error target
is specified to be 1.5° rms with the peak at 2.5° (see Table 13.2). The pseudo-random bit stream
will be any 148-bit sub-sequence of the 511-bit pseudo-random bit stream [CCI92]. Table 13.4
shows phase errors with different numbers of symbol stages in the shift register. Other word
lengths in the GMSK modulator are shown in Figure 13.3. In Figure 13.20 the dashed line rep-
resents the spectrum requirements in Table 13.4. Transient Req. in Table 13.4 means the spec-
trum due to the switching transients, which requirements are shown in the third column of Table
13.5. Figure 13.14 shows the rms phase and maximum peak error when the impulse response is
truncated to 2-bit width. These phase error levels meet the assumed specifications (see Table
13.2).
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Figure 13.7 and Figure 13.8 show the ramp up and the ramp down profile of a transmitted time
slot. Dashed lines show the time mask for the burst by burst power ramping. The curves fully
satisfy the GSM 900/DCS 1800 masks [GSM98].
13.8 Implementation
The multi-carrier GMSK modulator design was synthesized by Synopsys software from the
VHDL description using the 0.35 µm CMOS standard cell library. The photomicrograph is
shown in Figure 13.17. The features of the designed circuit are summarized in Table 13.6.
13.9 D/A Converter
The 14-bit D/A converter is based on a segmented current steering architecture. It consists of a
6-bit thermometer coded MSB segment, a 3-bit thermometer coded second segment and a bi-
nary coded 5-bit LSB segment. The dynamic linearity is important in this multicarrier IF
modulator because the strongly varying envelope of the composite signal. The static linearity,
which is achieved by sizing the current sources for intrinsic matching [Lin98], is in prerequisite
to obtaining a good dynamic linearity. The maximum dynamic performance is obtained by
1.4 V
IOUTP
IOUTN1.4 V
NEXT
COL
COL
ROW
SWITCH CELL 3.3 V
Figure 13.16. MSB switch cell of D/A converter and biasing.
Figure 13.17. Photomicrograph of multi-carrier GMSK modulator.
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multiplexing two D/A converters with output sampling switches [Bal87], which are transmis-
sion gates. The D/A converter system, two D/A converters that are sampled sequentially at half
clock rate, is shown in Figure 13.15. With the output switches, current transients are sampled to
an external dummy resistor load RD and settled current to external output resistor loads RP and
RN. As the output current is sampled, need to latch data inside the D/A converters is reduced;
the D/A converter structure is simplified and the digital noise coupled to analog output current
is reduced. A high swing cascode current mirror is used to bias the current source transistors of
the D/A converter (Figure 13.16). The high swing cascode current mirrors enable a large VGS
voltage to the current source transistors and thus improved matching between the current
sources, due to the decreased effect of the variation of VT. A 1.4 V supply voltage is regulated
and stabilized internally for the digital parts of the D/A converter and for the high swing current
mirrors. The layout of the D/A converter 1 and 2 consists of switch cells, latched thermometer
coders, LSB latches and input registers.
13.10 Layout
The multi-carrier GMSK modulator is a mixed-signal high-precision monolithic device, which
required a significant design effort at the physical level. The D/A-converter is implemented
with a differential design, which results in reduced even-order harmonics and provides com-
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Figure 13.18. Block diagram of test system.
Figure 13.19. User interface.
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mon-mode rejection to disturbances. To minimize the coupling of the switching noise from the
digital logic to the analog output, the power supplies of the digital logic and the analog part are
routed separately. On-chip decoupling capacitors (total capacitance of 2 nF) are used to reduce
the ground bounce in the digital part. To reduce the supply ripples even further, additional sup-
ply and ground pins are used to reduce the overall inductance of packaging. Since the substrate
is low ohmic, the most efficient way to decrease noise coupling through the substrate is to re-
duce the inductance in the substrate bias [Su93]. In this circuit this inductance is small because
the die with a conductive glue on the backplane is connected to the ground level through several
bonding wires and package pins. The D/A converter was surrounded by separate guard rings to
minimize the noise coupling to the analog output through the substrate. Separate pads connect
the guard rings to the off-chip ground. The interferences at the on-chip D/A converter output
band are reduced, avoiding hardware using in-band clock frequencies (frequency planning).
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Figure 13.20. Spectrum due to the modulation in the case of the single carrier. Some margin (6
dB) has been left between the most stringent modulation spectrum requirement defined for
GSM 900 and DCS 1800 BTS in [GSM98] and the values specified in Figure 13.20 at offsets
larger than 1800 kHz, because in the case of the multi-carrier digital modulator it is not possible
to use steep analog bandpass filters (Figure 13.1) around each carrier.
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Figure 13.21. Spectrum due to the modulation in the case of the multi-carrier. Some margin (6
dB) has been left between the most stringent modulation spectrum requirement defined for
GSM 900 and DCS 1800 BTS in [GSM98] and the values specified in Figure 13.20 at offsets
larger than 1800 kHz, because in the case of the multi-carrier digital modulator it is not possible
to use steep analog bandpass filters (Figure 13.1) around each carrier.
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13.11 Measurement Results
To evaluate the multi-carrier GMSK modulator, a test board was built and a computer program
was developed to control the measurement. Figure 13.18 illustrates the block diagram of the
multi-carrier GMSK modulator test system. The program runs under Microsoft Windows (see
Figure 13.19).
The modulation and power level switching spectra can produce a significant interference in ad-
jacent bands. The dashed line shows the spectrum requirements due to the modulation in Figure
13.20. All time slots will be set up to transmit at full power [GSM98]. Some margin (6 dB) has
been left between the values in [GSM98] and the values specified in Figure 13.20 after 1800
kHz because in the case of the multi-carrier digital modulator, it is not possible to use steep
analog bandpass filters (Figure 13.1) around each carrier. Figure 13.20 shows the spectrum due
to the modulation in the case of the single carrier. Figure 13.21 shows the spectrum due to the
modulation in the case of the multi-carrier transmission. After the four carriers are combined
together in Figure 13.2, the power per carrier is not changed, but the noise floor is increased by
6 dB. Therefore the noise floor is about 6 dB higher in Figure 13.21 than in Figure 13.20. In-
creasing the word lengths of the sine ROM and the multiplier, and changing the quantization to
EXT
 A 
Standard    GSM
Symbol/ErrorsSR    270.833 kHz
CF 11.5 MHz
Ref Lvl
d-20 Bm
Symbol Table
   0     00010101 11001011 10010010 10101110 00101101  
  40     00010100 10010010 00110001 00101110 00010001  
  80     00101110 11100100 11000001 00111001 00100111  
 120     00111111 10101010 01001111 000
Error Summary
Error Vector Mag      1.86 % rms       3.76 %   Pk at sym    7 
Magnitude Error       0.45 % rms      -1.87 %   Pk at sym  146 
Phase Error           1.04 deg rms     2.10 deg Pk at sym   86 
Freq Error         -835.56 mHz        -1.29  Hz Pk             
Amplitude Droop       0.10 dB/sym     Rho Factor        0.9996 
IQ Offset             0.34 %          IQ Imbalance      0.49 % 
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Figure 13.22. Measured phase and frequency errors.
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be done after the carrier combining, could reduce this degradation. In the GMSK IF modulator,
most of the spurs are generated less by digital errors (quantization errors) and more by analog
errors in the D/A converter. Hence the spectral improvement in the digital output would not be
visible in the D/A converter IF output. The word lengths used are sufficient to fulfill the spec-
trum requirements due to the modulation as shown in Figure 13.20 and Figure 13.21. The in-
creased word lengths of the multipliers and sine ROMs will add complexity and enlarge core
area. Therefore, it was decided that the word lengths shown in Figure 13.2 and Figure 13.3
should be used.
The phase error target is specified to be 1.5° rms with the peak at 2.5°, and the target frequency
error is 2 Hz (see Table 13.2). The measured rms phase error is 1.04° with a maximum peak de-
viation 2.1°, and frequency error –1.2 Hz at the D/A converter output (see Figure 13.22).
Figure 13.23 shows the measured ramp up and down profiles of the transmitted burst, which
satisfy the GSM 900/DCS 1800 base station masks. The power measured due to switching tran-
sients, which determines allowed spurious responses originating from the power ramping before
and after the bursts, will not exceed the values shown in Table 13.5 [GSM98]. Some margin (3
dB) has been left between the values in [GSM98] and the values specified in Table 13.5. This
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Figure 13.23. Transmitted power level of burst versus time.
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margin should take care of the other transmitter stages that might degrade the spectral purity of
the signal. The power levels measured at the digital output are well below the limits shown in
Table 13.5. The power levels measured at the D/A converter output are not below the limits
shown in Table 13.5.
The output signal in Figure 13.24 fulfills the spectrum mask requirements [GSM98]. Figure
13.25 shows the multi-carrier output, where all carriers are at maximum dynamic power level.
Figure 13.26 and Figure 13.27 show carriers with different power levels. The problem with a
digital ramp generator and output power level controller is reduced carrier to noise ratio at low
power levels, because the dynamic power control is realized by scaling in the digital domain.
According to specifications, modulation and power level switching spectra are measured at
maximum dynamic power level [GSM98], so that the reduced carrier to noise ratio at low
power levels presents no problems in meeting the specifications. Of course the base station per-
formance will be degraded due to the reduced carrier to noise ratio.
13.12 Summary
A multi-carrier GMSK modulator has been developed and implemented. It comprises four
GMSK modulators, which generate GMSK modulated carriers at the specified center frequen-
cies. Utilization of the redundancy in the stored waveforms reduces the size of the GMSK tra-
jectory LUT to less than a quarter of the original size in the modulator. The novel digital ramp
generator and output power level controller performs both the burst ramping and the dynamic
power control in the digital domain. The four GMSK modulated signals are combined together
in the digital domain. Thus only one up-conversion chain is needed, which results in huge sav-
ings in the number of the required analog components.
Table 13.5. Spectrum due to switching transients (peak-hold measurement, 30 kHz filter
bandwidth, reference ≥ 300 kHz with zero offset).
Offset
(kHz)
Maximum power limit (dBc) Measured Max.
power (dBc) at
digital output
Measured Max. power
(dBc) at D/A converter
output
GSM 900 DCS 1800/1900
400 - 60 - 53 -71.20 -63.85
600 - 70 - 61 -78.09 -62.56
1200 - 77 - 69 -84.97 -64.66
1800 - 77 - 69 -86.23 -63.88
Table 13.6. Features of designed multi-carrier GMSK modulator.
IC technology 0.35 µm CMOS (in BiCMOS)
Operating clock frequency  52 MHz @ 3.3 V
Power dissipation 706 mW at 52 MHz @ 3.3 V
Die/Core size 26.8 mm2/ 19.1 mm2
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Figure 13.24. Power spectrum of modulated carrier.
EXT
Span 5.4 MHzCenter 13.8 MHz 540 kHz/
Ref Lvl
-30 dBm
VBW  30 kHz
RBW  30 kHz
SWT  76 ms
Mixer -20 dBm
Unit dBm
1RM
 A 
RF Att  0 dB
1AVG
 -130
 -120
 -110
 -100
  -90
  -80
  -70
  -60
  -50
  -40
  -30
1
2
Marker 1 [T1]       
          -40.19 dBm
     12.90721443 MHz
1 [T1]       -40.19 dBm
         12.90721443 MHz
2 [T1]      -100.65 dBm
         12.30000000 MHz
Date:      15.JUN.2000  14:51:28
Figure 13.25. Power spectrum of modulated multi-carrier signal.
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Figure 13.26. Four carriers with different power levels (relative power level difference is 10
dB).
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Figure 13.27. Four carriers from which one is 32 dB below the others.
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14. Conclusions
The aim of this research was to find an optimal front-end for a transmitter by focusing on the
circuit implementations of the DDS, but the research also includes the interface to baseband cir-
cuitry and system level design aspects of digital communication systems. The theoretical analy-
sis gives an overview of the functioning of DDS, especially with respect to noise and spurs.
Although most of this material is already present in the literature, the author extends the analy-
sis at several places:
 The quantization errors in the CORDIC algorithm are determined for a uniform distribu-
tion, independent of the signal. Previous analyses made the pessimistic assumption that the
error obtains its maximum value at each quantization step.
 The worst-case carrier-to-spur ratio bounds resulting from phase truncation are derived.
 A new analysis is presented for the carrier-to-noise power with non-subtractive phase dith-
ering.
Four ICs, which were the circuit implementations of the DDS, were designed. One programma-
ble logic device implementation of the CORDIC based QAM modulator has been carried out. In
Chapter 10 the complete DDS, including the D/A converters and low-pass filters, are integrated
in the same die. According to my knowledge it is the first complete integrated DDS. The multi-
carrier designs of Chapters 11 and 13 are important. These implementations show that the use
of DDS techniques can result in an optimal front-end, with respect to performance, cost, and
flexibility, for the transmitter of the base station. The flexibility of the solution makes this also a
major step towards software radio base stations. For the realization of these designs some new
building blocks, e.g. a new tunable error feedback structure and a novel and more cost-effective
digital power ramp generator, were developed.
The most important circuit topology contribution is the novel ramp generator and output power
level controller in Section 13.4.2. In future studies, the ramp generator and power level con-
troller could support a Blackman window. It gives more attenuation of switching transients than
the Hanning window (raised cosine/sine). The extra cosine term requires one more digital reso-
nator in the ramp generator and power level controller. A parallel multiplier should be used so
that the ramp time is flexible. The use of parallelism to attain high throughput could be utilized
for the ramp generator and output power level controller.
In future studies, a variable interpolator could be used in the modulator. The variable interpola-
tor allows the use of the sampling rates that are not multiples of the symbol rates. It enables one
to transmit signals having different symbol rates. This is important in multi-standard modula-
tors.
Another interesting field for further research is the implementation of interpolation filters using
IIR filters. The main benefit of IIR filters is high efficiency, i.e. high stopband attenuation and a
narrow transition band may be achieved with very few coefficients. Due to the feedback loop in
168
IIR filters, they may have parasitic oscillations. The phase response of IIR filters is not linear,
which causes phase distortions that may corrupt the information stored in the signal. There ex-
ists a special class of IIR filters whose phase responses are approximately linear.
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Appendix A: Fourier Transform of DDS Output
The DDS output can be represented by
,)()()( ∑∞
−∞=
−=
n
clkclk nTthnTvts (A.1)
where Tclk = 1/fclk, h(t) = 1 for 0 ≤ t < Tclk and 0 otherwise. The function h(t) represents the out-
put sample-and-hold (see the D/A-converter stepped output in Figure 2.1). The sampled signal
is represented by the waveform v(t). From the sampling theorem, the Fourier transform of the
sampled waveform is given by [Opp75]
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Since v(t) is assumed to be periodic with some frequency fout, it can be represented by its Fou-
rier series as
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where fout is the DDS fundamental output frequency, and
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where Tout = 1/fout. On substitution of (A.3) into (A.2), the Fourier representation is given by
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The holding function simply appends a shaping function on F[v*(t)] and is given by
.
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Hence, the final result is given as [Rei85]
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To summarize, the DDS action causes all frequency components residing in v(t) to be aliased
about every harmonic of the clock frequency fclk. Therefore, if v(t) is a perfect sine wave, then
the spectrum contains the frequencies n fclk ± fout. The component corresponding to n = 0 is the
desired sine wave, and the others are commonly referred to as images. On the other hand, the
MSB of the phase accumulator could be used alone to generate a square wave. The spectrum
contains the frequencies n fclk ± m fout, where m takes all the odd values from 1 to ∞ for a square
wave. The harmonics of the square wave would then be aliased arbitrarily close to the desired
fundamental output frequency and a substantially different spurious performance would be re-
alized.
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Appendix B: Derivation Output Current of Bipolar Current Switch with
Base Current Compensation
In the base current compensation circuit (Figure 9.7) a binary weighted amount of current (I1) is
driven through a bipolar transistor (Q3), whose geometrical size is identical to the current switch
transistor (Q1). The operating point of the transistor (Q3) is set to be the same as in the switch
transistor (Q1) by a transistor (Q4) and two diodes. Therefore the forward current gain of the
transistor (Q3) is the same as in the current switch transistor (Q1). The base current of the tran-
sistor (Q3) is
I   
 I
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F
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+ β . (B.1)
where βF is the forward current gain of the transistor (Q3). The collector current of the cascode
transistor (Q4) is
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where βF4 is the forward current gain of (Q4). The collector current of the transistor (Q4) is mir-
rored with MOS current mirrors at the node of the current switches. If the current mirrors are
assumed ideal, then the emitter current of the current switch transistor is
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The output current of the current switch transistor (Q1) is
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If it is assumed that βF = βF4, then the output current of the current switch is
I   
     
        
 I   
  
 
     
Iout
F F F
F F F F
F F F
=
+ +
+ + +
=
+
+
+ +
β β β
β β β β
β β β
3
1 3 3
1
1
1 2
3
2 3
2 3 1
2 3
1. (B.5)
With the base current compensation circuit the output current of the current switch could be ap-
proximated by
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Appendix C: Digital Phase Pre-distortion of Quadrature Modulator Phase
Errors
The following is an analysis of the digital phase pre-distortion of the quadrature modulator
analog phase errors. In this analysis the amplitude balance between two branches is assumed to
be perfect. The quadrature IF signals are
x t tBB( ) sin( )= ω (C.1)
)cos()( 1 deBB tty φφω ++= (C.2)
where ωBB is an IF signal frequency, and φd is the digital phase offset to pre-distort the quadra-
ture modulator phase errors. The matching between the D/A converters and post-filters is not
perfect, so there is phase imbalance between the two branches. This phase error is defined as
φe1. For example, a 92° phase difference between the two branches would be represented by φe1
= 2°. The IF signals are multiplied by the I and Q LOs, and the resulting signal at RF can be ex-
pressed as
z t x t t y t tLO LO e( ) ( ) sin( ) ( ) cos( )= + +ω ω φ 2 (C.3)
where the phase mismatch between the I and Q LO signals is defined as φe2. Substituting (C.1),
(C.2) into (C.3) and using trigonometric identities, we can expand (C.3) as
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Again, using trigonometric identities, we can simplify (C.4) as
z t t
t
e e d
LO BB
e e d
e e d
LO BB
e e d
( ) cos cos ( )
sin sin ( ) .
=
+ +


 + +
+ +







+
− + −


 − −
− +







φ φ φ
ω ω
φ φ φ
φ φ φ
ω ω
φ φ φ
1 2 1 2
1 2 1 2
2 2
2 2
(C.5)
In (C.5), the first term is the upper sideband signal and the second term is the lower sideband
signal. If the upper sideband is selected, then the digital phase offset value should be tuned to
φ φ φd e e= − +1 2  (C.6)
and the image (lower sideband) disappears in (C.5), which results in
z t tUSB e LO BB e( ) cos( ) cos(( ) ).= + +φ ω ω φ2 2 (C.7)
If the lower sideband is selected, then the digital phase offset value should be tuned to
21180 eed φφφ −−°= (C.8)
and the image (upper sideband) disappears in (C.5), which results in
).)cos(()cos()( 22 eBBLOeLSB ttz φωωφ −−= (C.9)
The term cos(φe2), where φe2 is the phase mismatch between the I and Q LO signals, will reduce
gain in (C.7), (C.9). This gain reduction might be adjusted after the phase pre-distortion. How-
192
ever, in this fixed quadrature LO the phase mismatch between the I and Q LO signals is small.
Most phase errors are caused by a mismatch between two post-filters.
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